Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by AMSA84

  1. A

    Modelling a current mirror

    Hi guys, I would like to know if somebody has tried to model a current mirror just by using the analogLib components, that is, the basic library components. Is this possible to be done? Regards
  2. A

    Auto-zero technique questions

    Yes, I know that but what I meant to ask was where the auto-zero amplifier (with the recent semiconductors of course) are used? Not referring to the chopper amplifier or CDS amplifier, only the switched one.
  3. A

    Auto-zero technique questions

    But nowadays where this kind of circuit could be applied?
  4. A

    Auto-zero technique questions

    Hi FvM, I would like to ask you something. Since you have mentioned that this auto-zero technique is very old, can you tell me some papers where they have used this kind of topology? I was wondering where this kind of circuits are useful (not the chopper amplifier or CDS one). From my...
  5. A

    Auto-zero technique questions

    Alright. One last question, I think. If I want to simulate the open loop gain aand the stability from the amplifier, I should have the switches included in the circuit? Biased correctly so that one can take into account their interference? - - - Updated - - - I have forgotten another...
  6. A

    Bias voltage generation

    I think he meant CMOS IC biasing circuit.
  7. A

    Auto-zero technique questions

    So basically what you are saying is a person has to try each of the solutions and see what's the best result it gets?
  8. A

    Auto-zero technique questions

    Hi everyone, I have a question regarding MOS switches. From what I know we can have two types of switches: single nmos/pmos or a transmission gate. When using a single transistor as a switch, supposing in this case that is responsible for letting a capacitor charge or discharge, it is...
  9. A

    Noise Simulation using cadence

    Hi everyone, I am designing an offset cancellation circuit and I want to do a noise simulation. My goal is to do the simulation using the circuit without the offset cancellation technique and then using the same topology using the offset cancellation technique and compare both noises. I have...
  10. A

    Auto-zero technique questions

    And I thank you for trying to point that out. However, you keep saying that the topology in razavi's book is a chopper amplifier which is not true, otherwise, an amplifier using SC would be called chopper amplifiers. Why are you calling chopping stabilized amplifier to that topology in razavi's...
  11. A

    How to relate the time constants, opamp bandwidth and settling time?

    Thanks for you comment KlausST. Well, I spoke about the time constants but I was wondering if you can relate that to the opamp BW because the opamp BW can influence the settling time of your opamp. So I was wondering if there is any way to link both, the BW and the time constants. Basicaly how...
  12. A

    Auto-zero technique questions

    @FvM I don't know if what you are talking about is true or not because this is the first time I heard about this technique. I might have talked about it at the university but it was a long time ago. Who told you that the chopper technique is not being used anymore? You can see that technique on...
  13. A

    How to relate the time constants, opamp bandwidth and settling time?

    Thanks for your response. Klaus, those calculations are assuming that the opamp has a dominant pole? At the end of the day is a simple 1st order system right? So you're assuming the first ordem system equation 1/(Ts+1) where the inverse Laplace when applied a step unity is simply...
  14. A

    How to relate the time constants, opamp bandwidth and settling time?

    Hello guys, Is someone here that could explain me how to relate the parameters mentioned in the topic, when designing an opamp? For example, design the opamp to have a very small error in the settling time and relate that to how many time constants are needed for that small error, say 0.01%? I...

Part and Inventory Search

Back
Top