Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
difference between task and function in verilog
In function statement you have no time information while it is the case for task statement.
Tasks are generally used for testbench generation while function maybe be used for wire or register calculation.
chain test pattern failed contention checking
Hi,
Personnally, I would setup a basic "scan-like" simulation to check clocks, reset and scan chains integrity. I am quite sure that you will see an X value on some scan path.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
