Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
Iam design a unit element using switches and cascade transistors now am getting the output impedance at 1GHz frequency 108dB and SFDR 65dB .
Iam attaching my design .
How to improve output impedance in DAC in 65nm design at higher frequencies .using inductors or inverters or anyother...
Hi all
iam doing fractional divider. i have attached figs. In that figs am unable to understand where should i give base band signal.
Depends on the base band signal it should act N/N+1 divider, If base band signal low it will act divide by N and if base band signal high it will act like N+1...
HI barry sorry for inconvenience.
Actually my circuit is like below
By using small signal model i find the equations and after solving iam getting the output impedance. Finally iam getting the numerator and denominator shown as below
Num= g_ds2 g_ds3 (-((-g_ds2 + g_m2)/g_ds3) + ((-s c_x -...
Hi, Thank u for reply and suggestions.
But the below command is gives the transfer function when u know the coefficients.
h = tf( [1] , [1 0])
I have transfer function like this
V_s/J_s=[g_ds2 g_ds3 (-((-g_ds2 + g_m2)/g_ds3) + ((-s c_x - g_ds1 - g_ds2 + g_m2) (s c_y + g_ds2 + g_ds3...
Hi,
By using MATHEMATICA Tool i find pole and zeros but it giving very big equations.
Is there any method to find pole zeros from the transfer function. I tried with different methods but am not understanding the results .
Please any one tell the method to find pole zeros ...
Hi,
I have a Transfer function like this
V_s/J_s=[g_ds2 g_ds3 (-((-g_ds2 + g_m2)/g_ds3) + ((-s c_x - g_ds1 - g_ds2 + g_m2) (s c_y + g_ds2 + g_ds3 -g_m3))/(g_ds2 g_ds3)) ]/
[-g_ds2 (s C_L + g_ds3 + g_L) (-g_ds2 + g_m2) - (-s...
I have a circuit like this
**broken link removed**
By using small signal model i found the 3 current equations
The equations are
I(t)=v(t)*(s*c(l)+g(l))+(v(t)-v(y))*g(ds(3))+g(m(3))*(-v(y))
-g(m(2))*v(x)+(v(y)-v(x)*g(ds(2))+v(y)*s*c(x)=-g(m(3))*v(y)+(v(t)-v(y))*g(ds(3))...
can anyone help me how to choose the transistor sizes for binaryweighted currentsteering dac with 65nm design.
Iam atttaching my design**broken link removed**.
Presently iam using the values
srcwidth=cscwidth=swichwidth=10um
srclength=csclength=switchlength=1um
but iam getting the...
can anyone help me how to choose the transistor sizes for binaryweighted currentsteering dac with 65nm design.
Iam atttaching my design
Presently iam using the values
srcwidth=cscwidth=swichwidth=10um
srclength=csclength=switchlength=1um
but iam getting the outputimpedence at 100MHz -15dB it...
Hi , iam new to matlab environment. Hw to start writing matlab code for current steering Binary weighted DAC.could u pls give any matlab code regarding dac's so i can understand easily.
HI, Iam presently working on binary weighted dac using current sources . I am bit confused with design of DAC. Anyone can pls suggest hw to design in matlab.give any example matlab.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.