Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by Amit_1

  1. A

    Regarding .lis file generation in HSPICE.

    Thanks a lot for your kind reply, it worked... I also found that another command, "hspice <filename>.sp > <filename>.lis" can also be used to generate .lis file. Just an additional thing, I would like to know that in the lis file details, the "Total CPU time" is shown as 0.00s (probably it is...
  2. A

    Regarding .lis file generation in HSPICE.

    Hi When I simulate the .sp file using HSPICE, I get .ic0, .st0, and .tr0 files as a result after the simulation. May I know, why I am not getting the .lis file in addition to the above other mentioned files? Thanks Amit
  3. A

    Parasitic extraction of CNTs and GNRs.

    Hi everyone, Can some suggestions be provided on parasitic extractions of CNTs and GNRs? Thanks, Amit
  4. A

    FDTD vs. FEM --Which one is better?

    Hi everyone, Out of FDTD technique and FEM technique, which one is better and why? Isn't FDTD better than FEM ? Thanks.
  5. A

    Regarding On chip interconnect dimensions .

    Hi there, The technology node defines the device channel length. The transistor fabricated in an IC on a wafer acts as a unit block for the entire IC. The billions of such transistors fabricated on the IC completes the Front End of Line (FEOL) part. The Back End of Line (BEOL) consists of...
  6. A

    Distributed RLC parameter values

    Hi there: Can someone give me the suggestion how to find the on chip interconnect parasitic values from ITRS website? Thanks. Amit
See more

Part and Inventory Search

Back
Top