Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by amerah

  1. A

    Verilog HDL for clock frequency divider

    I know the idea but i want the code for it plz help me ??
  2. A

    Verilog HDL for clock frequency divider

    I need Verilog HDL to Design a digital component that receives a main clock signal (clk) and generates four other clock signals out of it: clk8, clk16, clk32, and clk64. The frequency of these clocks is the division of the frequency of the original clock by 8, 16, 32, and 64, respectively. The...
See more

Part and Inventory Search

Back
Top