Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hello,
I need to know that what are all the changes that are observed in negative setup and hold analysis?
How is it different from positive setup and hold in terms of layout and simulation?
can u explain with diagram?
At what circumstances we use negative setup and hold?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
