Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
ya...with synchronous reset and synchronous hold..
---------- Post added at 09:13 ---------- Previous post was at 08:48 ----------
always @(posedge clk)
i need a verilog code for phase detector to detect a positive edge of two clocks i.e one fast clock signal and one slow clock signal, simultaneously and produce output as just a single pulse..i need it soon..pls help out.