Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I encoutered two questions, and need your help.
1.
what is the difference between "high_fanout_net_threshold",
"physopt_hfs_hf_threshold" and "physopt_hfs_mf_threshold" in physical compile ???
2.
while finishing placement in PC, I use "report_constraint -all_vio". In the report, there are...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.