Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by ALUOp

  1. A

    best and better <Synthesis> tools...<<<>..

    DC is classic, but I think Magma will soon be the new de-facto standard in ASIC world.
  2. A

    startup or BIG Company

    People like to say startups are good for learning, but it is only for experienced people. Real startups usually do not hide fresh grad. Don't go to an interview at a startup and said you would like to work there because you could learn more. Startups do provide you the opportunity to explode...
  3. A

    What to consider when designing a asynchronous FIFO?

    Re: Asyc Fifo design Oh man, you really need to read this classic paper. Highly recommended. http://www.sunburst-design.com/papers/CummingsSNUG2001SJ_AsyncClk.pdf
  4. A

    How to assure that metastability won't happen

    Re: Metastability Does three flops really help? Suppose the frequency is very high (like you said), and it takes more than 1 cycle for the signal to settle, then the signal going into the 2nd flop will still be metastable. As a result, the 2nd flop will also send out a metastable signal to 3rd...

Part and Inventory Search

Back
Top