Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by altaa

  1. A

    calibre drc text output

    I have a problem. I have a 2 GDS files. File1 has topcell1 and NAND cell. topcell1 has hierachy of 6 NAND cells. topcell1 and NAND cell have texts for ports and nets. File 2 has only topcell2. topcell2 has texts too. If i use -hier i can get gds file that has texts. But I don't use -hier...
  2. A

    ASIC companies in South Korea, Japan and Singapore

    I am from Japan. There are many ASIC companies in Japan. Here is some big ones. Toshiba, Renesas Electronics, Panasonic, Sony, Fujitsu, Mitsubishi electric, Rohm Thine, Mega Chips, Kawasaki microelectronics, Sharp, Canon etc.
  3. A

    MPLD - request for information and explanation of term

    Re: MPLD Thank u karper. I thougth MPLD is something reconfigurabe device like FPGA. But dont know exactly.
  4. A

    Looking for Failure Analysis Manager

    failure analysis manager I have Failure Analysis experience. Worked for systematic failure cause of via positions in Japan. But my experience is only 1 year.
  5. A

    MPLD - request for information and explanation of term

    MPLD What is MPLD? I need some knowledge of this.
  6. A

    Explanation of Deration and OCV

    set timing derate and on chip variation OCV is on chip variation. SSTA(Statistical static timing analysis) use OCV. Deration is coefficient of variation. If we use deriation we can use STA instead of SSTA.

Part and Inventory Search

Back
Top