Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by alsaadawi

  1. A

    Connect the MPU 6050 to an FPGA

    Dear aruipksni Thank you for your replay Yes I am quite sure from the code, I can read the address of the MPU6050 from 0x75. My initialization code, is Only writing to the register 0x00 except the three registers MPU6050_RA_PWR_MGMT_1 -- 0x02 MPU6050_RA_GYRO_CONFIG --0x0F...
  2. A

    Connect the MPU 6050 to an FPGA

    Hello everyone I am trying to access the MPU 6050 from an FPGA controller, for setting up the FPGA I have programmed the following registers only: MPU6050_RA_PWR_MGMT_1 MPU6050_RA_GYRO_CONFIG MPU6050_RA_SMPLRT_DIV But I am still getting 0x00 when I try to read the Gyro output register. My...
  3. A

    [SOLVED] help psl force signal embedded vhdl (compiled, simulated by modelsim 6.5a)

    HI Check the ModelSim reference manual https://cseweb.ucsd.edu/classes/fa10/cse140L/lab/docs/modelsim_ref.pdf page 130 "signal spy" Alsaadawi

Part and Inventory Search

Back
Top