Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi all,
After doing some layout, I found out that the delay increase is 50%. I am getting a 6ps input-to-output delay in prelayout simulation, but getting more than 9ps delay in the postlayout simulation. The C-parasitic capacitance (between ground node and substrate) is so huge (in the 0.5fF...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
