Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi all,
I am doing the transient simulation with the spectre, and the output file type is SST2. and i find the output database(the .trn file) is too large,
I know that in hspice there is a option of interp than can make the output file not to large. So is there any similar function in spectre...
error saying:
"*WARNING* Invalid LVS run directory.
/home/**/adelab/adelabic/LVS/layout/netlist is not valid.
You must initialize the LVS run
with a valid LVS run directory before you can probe."
I have checked the si.log file.It is giving a global error regarding the cell view,
" *WARNING*...
I am simulating a cmos fpa roic circuit with spectre,i need to add the clock signal to control the analog circuit? i don't know how to do it? can someone help me, very appreciatable!
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.