Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
What are the prerequisite to reduce the insertion delay of my block?
Let say i have an upper limit (from top level) of 650ps of insertion delay for my block but currently i am having insertion delay of 900ps.
Now what needs to be done to correct the insertion delay?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
