Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: Fully differential op-amp-----Requesting for Urgent Help
This OPAMP has two stages. The first stage is a classical Telescopic cascode and the second stage is a classical Differential pair. Then there is a classical miller compensation capacitance together with a nulling resistor for...
How to Get jitter transfer of a PLL using Simulink?
First we create an s-domain model in Simulink as shown in the figure. And then how to get jitter transfer from reference or PD or CP to the PLL output?
I've tried apply a white noise at the reference or PD/CP input node and see the spectrum of...
In a CMOS process, normally we have many different implementation for a resistor. Like Npoly, Ppoly, Nwell, Nactive,Pative etc.
What's the difference betweeen these implementations and how to choose?
bw*1.57 noise
When calculating the thermal noise of a resistor together with capacitor:
The noise density within the bandwidth of the RC filter is proportional to R, but that the bandwidth is inversely proportional to R, so that the total noise is KT/C independent of R.
But, a capacitor always...
Re: Who knows about Multi-Phase clock generation using PLL/D
tsb_nph,
Thanks for your reply, thanks for the paper, I also have that paper and read it.
But I find if load resistor is realized by active device like MOS transistor, they more or less have some non linearity. And one problem occur...
Multi-Phase clock generation using PLL or DLL, as shown in the figure.
How to implement the Delay Cell? I want the delay cell to be differential for good supply rejection.
Hi,all
As shown in the figure is the transfer of the classical three state PFD as a function of the input phase error.
My question is How to get this curve by simulation? I want to know this because I want to design a new PFD and I need to shown the transfer curve.
To avoid Dead Zone we need long reset time;
To decrease Charge Pump current mismatch effect we need to decrease reset time.
So, how to get the "Optimal" point? How can I know how much is the minimum reset time (in order to avoid DZ)?
"In telescopic opamps, the output and input common mode levels are dependant on each other. The input common mode voltage is a Vt drop (lower or higher dependent on NMOS or PMOS input) different from the output common mode voltage. This is to ensure that the input diff pair is in saturation. "...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
