Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello,
I receive Capture schematics with illegal characters in the 'graphic' fields, so when trying to generate a netlist for Allegro get these errors (example):
I think the way to fix it is to create a new library part without illegal characters in the name (ie. graphic field) and then do...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
