Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by alexander3318

  1. A

    [SOLVED] how to define chip edge

    Thank you~~
  2. A

    [SOLVED] how to define chip edge

    Thank you! Yes, I'm using the IBM PDK, and the problem is solved when I choose the cell switch on. By the way, do you know where I can choose "insert Image_bevel"?
  3. A

    [SOLVED] how to define chip edge

    Hi, all, I'm learning the layout design, when I do the DRC check, I received the error: GR999: RX must be within CHIPEDGE>=0.00 um GR999: M1 must be within CHIPEDGE>=0.00 um GR999a: PC must be within CHIPEDGE>=0.00 um GR999a: NW must be within CHIPEDGE>=0.00 um It seems that every layer should...
See more

Part and Inventory Search

Back
Top