Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hi guys,
please tell me the package abbreviations of GDP/ZDP/ PYP means that usually seen in dsp datasheet.
3.3-V I/Os, 1.2‡-V Internal (GDP/ZDP/ PYP)
3.3-V I/Os, 1.4-V Internal (GDP/ZDP) [300MHz]
THX!
It is said that Polarizing the E-Fields is needed for square or circular ports and the
HFSS aligns the field with the defined integration line if you select Polarize E Field.
Why two modes are needed for setting the E-Fields Polarizing?
pml implementation fdtd
In FDTD arithmetic, the PML layer is related to neighboring dielectric. if the dielectric is dispersional and are tightly touched with the PML layers, how to handle the pml layers, can anyone tell me about this or provide some materials about this?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
