Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by akram149

  1. A

    Read and write access of management registers via MDIO in SGMII IP core in VCU118

    I didn't try to simulate the design. Re: Read and write access of management registers via MDIO in SGMII IP core in VCU118 Options ‎09-08-2018 10:58 AM we have observed that " mdio_t_0 " not getting toggled so as per the ip core assigments assign ext_mdc = mdc; assign mdio_o = (mdio_t...
  2. A

    Read and write access of management registers via MDIO in SGMII IP core in VCU118

    HI all, we are trying to interface custom MAC controller with GMII interface with SGMII ip core in SGMII mode and it is connected to Ethernet phy on the custom board we are using VCU118 fpga. we have enabled management interface, external management interface and also auto-negotiation...
  3. A

    how to use Cadence tool, conformal constraint designer (CCD) for CDC

    hai all, i am trying to use ccd tool in cadence for clock domain crossing checks , when contacted with cadence they gave this link Please find the below link for CDC check document...
  4. A

    How to invoke cadence conformal designer (ccd) tools for clock domain crossing

    How to invoke cadence conformal designer (ccd) tool for clock domain crossing i am trying to open CCD tool for cdc verification but it is showing error like this home/edatools/Cadence_Tools/ccstools/cdsind2/Software/LEC121ISR3_lnx86/tools.lnx86/cfm/bin/64bit/ccd: error while loading shared...

Part and Inventory Search

Back
Top