Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by akhil_psm

  1. A

    [SOLVED] Derate Factor while calculating delay

    Why we used derate factor while calculating delay of a path ? and What is the impact of derate factor, if we do not consider at all?
  2. A

    Boundary Cell in Core Chip

    Is any difference between the endcap cell and boundary cell (other than technology node)? why we placed the boundary cell at boundary of the core area of the chip?
  3. A

    [SOLVED] Why remove scan chain before the placement?

    thank you for your response. You said "not be optimal as Placement location" means?
  4. A

    [SOLVED] Why remove scan chain before the placement?

    Regarding Scan Chain, why are we remove scan chain before the placement? and why are we reordering scan chain after the placement?
  5. A

    [SOLVED] is there any relation between IR drop and Noise Margin ?

    In ASIC design, is there any relation between IR drop and Noise Margin ? and If yes, then how?
See more

Part and Inventory Search

Back
Top