Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by ajianer

  1. A

    Questions about verilog model for Analog IP

    Hello everyone: Could you help me on the following questions: 1. Which information are included in the verilog model? 2. In which design flow we must use the verilog model? 3. How to deal with the analog signal in verilog model? Can anybody show me a example about ADC or DAC model...

Part and Inventory Search

Back
Top