Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by ajayboddhuna

  1. A

    A Fast Locking All-Digital Phase-Locked Loop via feed forward compensation technique

    thanks for ur response..please go through the below picture. here w2 ,w1 ,f1,f2 m/2 are 5 bit codes and I need to know the Verilog code or vhdl code for it https://obrazki.elektroda.pl/1612740900_1363242330.jpg https://obrazki.elektroda.pl/3653430200_1363242767.jpg - - - Updated - - -...
  2. A

    A Fast Locking All-Digital Phase-Locked Loop via feed forward compensation technique

    guys can anyone help me to design this.
  3. A

    Output of ADPLL using xilinx

    hey surajdas ,can you please send ur adpll code to this mail (ajay.boddhuna@gmail.com) ..plz
See more

Part and Inventory Search

Back
Top