Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello, Actually, I don't know about your issue in detail.
I guess that scan simulation you mentioned is pattern validation process using simulation tool(such as NC-verilog, VCS..)
Serial simulation is more similar as real-case that parallel simulation.
So, I guess It's not real fail..
Please...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
