Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi all;
I have a question about using ip core ram(RAM:1-PORT) in altera quartus. In my designs last stage i want to keep output bit in memory.
For this, I am using altera IP core ram.Can i see stored values in the memory when i run the design with simulation tools(modelsim)?
Thanks...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
