Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by AfonsoPlantes

  1. A

    [SOLVED] Post layout Monte-carlo simulation with TSMC 180

    I have tried that and it has worked fine. Thank you!
  2. A

    [SOLVED] Post layout Monte-carlo simulation with TSMC 180

    Hi everyone, Has anyone had experience with TSMC 180 layout extraction? I am trying to run a mismatch/process monte-carlo simulation, using TSMC180 design kit for my extractec_view from layout. The problem is when I run the simulation on adexl only process variation works and the mismatch does...
  3. A

    [SOLVED] PWBLK StampErrorFloat LSV check umc130

    Hi guys, I was checking LVS check in the circuit below. Then shows up this message saying that PWBLK has StampErrorFloat Does anyone have already this problem and knows how to solve this? I tried to put some nWell and pActive vias, but it didn't work. This is how my LVScheck is set.
  4. A

    [SOLVED] Problem using UMC130 resistors.

    Hi, I'm trying to simulate my circuit, using the resistor RSND_MML130E from the UMC130 libraries, but when I start simulating I get the following message: Elaborating the design hierarchy: ncelab: *N,SFEDPL: Deploying new SFE in analog engine. ncelab: *W,CUNOUN: Cannot find any unit under...
See more

Part and Inventory Search

Back
Top