Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi!
i have implemented AES encryption and decryption algo on FPGA using verilog. I have simulated the result of encryption module, the problem that i am facing is in the simulation of Decryption module.How can i get the correct result?Also what if i want to send the input from matlab to FPGA...
Re: actel fusion design ideas
Hi!
i have implemented AES encryption and decryption algo on FPGA using verilog. I have simulated the result of encryption module, the problem that i am facing is in the simulation of Decryption module.How can i get the correct result?Also what if i want to send...
Help in Behavioral simulation
Hi!
i have implemented AES encrytption and decryption using verilog. I have simulated the result of encryption module, the problem that i am facing is in the simulation of Decryption module.How can i get the correct result?
Thanks
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.