Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
can anyone help me in understanding the pattern file for stuck at faults generated by tetramax...
i fail to understand which are the actual test patterns in it...bcoz in each pattern it is applying various patterns after some time period.
yes sunil budumuru i am talking about fdr codes only..all i want to know how can fdr decompressor be implemented and which tool i will be requiring...test vectors generated by tetramax need to be compressed using some fdr compression scheme then only will we be needing decompressor between the...
thanks adam ...can you provide me any still protocol file of any small circuit or even a decoder so that i can try and use it with tetramax installed in my college...
thanks in advance
thank you adam..
can you tell me which tools in mentor and cadence produce STILL protocol file that i can use as input in tetramax.
or fast scan of mentor graphics is enough for testing a circuit.
guys i am a little new to tetramax...
i dont have dc in my college but have tetramax installed,
can the stil protocol file required by the tetramax tool generated by any mentor tool or do we specifically need the dc by synopsis?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.