Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by adhul

  1. A

    Verilog code for BCD to Floating point representation

    Updated diagram
  2. A

    Verilog code for BCD to Floating point representation

    Sorry sir. Ididnt get the way they have asked thats why sir.. sry again. - - - Updated - - - Yes 4 digit will be there. But how we represent this ? How to convert binary acordingly? Aim:: Let the potentiometer reading be now 2.53 (we actually not measuring) but i need to get this value to...
  3. A

    Verilog code for BCD to Floating point representation

    bus width is of 12 bits. all i have is 12 bit binary and binary converted bcd output. i need the potentiometer voltage reading varying from (0 to 3.3V) through seven segment display using either of the output i have - - - Updated - - - bus width is of 12 bits. all i have is 12 bit binary and...
  4. A

    [SOLVED] this code for interfacing ADC 122S101 is not working

    thanks for you reply. In the timing diagram also they didnt mentioned about the clock frequency. i assumed it to be the same and followed the remaining. i got the output also. initially i put the frequency as 20 MHz but some bits was missing but later i changed to frequency of about 4 MHz. So...
  5. A

    Verilog code for BCD to Floating point representation

    ADC used is 122s101 the display is 7 segment LED display iam varying the voltage(3.3V) of ADC using a potentiometer from 0 to 3.3V accordingly Led will glow showing corresponding binary. Now i want to show the voltage variation(0 to 3.3V) in seven segment display.
  6. A

    Verilog code for BCD to Floating point representation

    Sir, ADC output is binary only i agreed. Iam converting binary in to BCD so now iam having BCD available that is given to the variable "in". using this we can calculate the respective analog value right??? i want this analog value (ranging from 0 to 3.3 V) to be displayed in sevensegment. All...
  7. A

    Verilog code for BCD to Floating point representation

    The aim was to display the analog floating point value through a seven segment display(of a 3.3V ADC). The code is not working. module F_P(in,result,decimal ); input [15:0]in; output[11:0]result; output[11:0]decimal; reg [3:0]ex_decimal; reg [7:0]fr_decimal...
  8. A

    Verilog code for BCD to Floating point representation

    How to start writing verilog code to convert a 12 bit BCD to floating point representation???
  9. A

    [SOLVED] this code for interfacing ADC 122S101 is not working

    "The best way to achieve it is to clock the design at double SCLK frequency and toggle SCLK in your design." how to code this ???
  10. A

    [SOLVED] this code for interfacing ADC 122S101 is not working

    K Sir, Sorry i put the wrong code this was the code module adc_new1(clk,d_in,,ch,d_out,sclk,cs); input clk; input d_in; output ch; output [11:0] d_out; output sclk,cs; reg cs; reg [11:0] temp; reg [1:0] state=2'b00; reg [4:0] count=0,count1=0; reg [11:0] dout; reg...
  11. A

    [SOLVED] this code for interfacing ADC 122S101 is not working

    thank you sir.. the code get synthesized.. but when i tried to put it on spartan 6 and the output was observed by varying the potentiometer the last msb bits are not coming and also if the input voltage to the ADC is 3.3V then by 1.7V the 10 leds glows,which means the output is wrong . what...
  12. A

    [SOLVED] this code for interfacing ADC 122S101 is not working

    how to increase the clock rate simmilar to that of sclk???
  13. A

    [SOLVED] this code for interfacing ADC 122S101 is not working

    Could you please help me in sorting out this issue?
  14. A

    [SOLVED] this code for interfacing ADC 122S101 is not working

    module adc_12b(clk,d_in,d_out,sclk,cs); input clk; //,reset; input d_in; output [11:0] d_out; output sclk,cs; reg cs; reg [11:0] temp; reg [1:0] state=2'b00, nxt_state; reg [4:0] count,count1; reg [11:0] dout; assign sclk=clk; parameter idle=2'b00, read=2'b01; //...
See more

Part and Inventory Search

Back
Top