Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by acron

  1. A

    How to avoid C4 violation in Synopsys DFT compiler

    set_dft_configuration -fix_bus enable vlsi_eda_guy is mostly correct. The pre-insertion dft_drc result will be a D2 (set) or D3 (reset) violation. By default, fixing sets and resets are not on by default. However, I think that fixing these WILL solve your problem. A "fixed" reset will...

Part and Inventory Search

Back
Top