Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Thank you for your answer!
I read the datasheet and in the bottom of page 320 there's a note that explain that length matching is required only within each byte lane, and each byte lane must match the strobe signal. That's what I was looking for.
Others signals Clock, address and control must...
Hi,
I'm working for the first time with DDR3 ram components, I have to mount directly on the pcb 4 DDR3 modules controlled by a xilinx FPGA.
I'm a little bit confused by DDR3 layout rules, I understand that I've to follow the fly-by topology described in JEDEC specifications between the modules...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
