Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
thanks for your reply, timof,
i select C+CC mode.
My circuit have two ground, AGND and DGND, when i do simulation, i use analogLib vdc symbol, and set to DC value 0, to set AGND, DGND to zero potential.
you say the net "0" is substrate. how do i set the net "0" potential? like the way...
hi everybody,
i am doing post-simulation using calibre view, I found all the parasitic capacitances connected to a net called “0”。
It is a floating net, the voltage on the net is floating.
and the smimulate result is wrong. anyone who know why all parasitic capacitances connected to the net...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.