Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello,
I designed in HLS IPcore which process arrays of arbitrary precision types.I connected that core to the MICROBLAZE processor and generated Bitstream.
I wrote C Codes in SDK to initialize HW IP core and to compile the codes. In TERA TERMINAl, the arbitrary precision variables does not...
Hi,
I need to design the PCB (comparator ckt).The output of this board is connected to the Daughter card of FPGA board.
The I/O standard of the daughter card pin is LVCMOS25. Single ended 50 ohm termination
As per the daughter card details, the current should not exceed 12mA, based on this I...
Hello,
I am designing one PCB with comparator (LMH6629). In this I need to add one current limiting part(which should reduce 18 mA to 12 mA). Can I add FET at my output side? or which is suitable for this? but there should not be a voltage drop.
Hello All,
I need to choose the correct Balun(Balanced to unbalanced) component for converting differential to single ended signal. I can able to find only 50 to 100 ohms impedance balun. But I need 100 to 50 ohms.
ie, Differential to single ended(100/50)
Frequency Range: 5 GHz
please help...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.