Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I don't think you can use verilog with alliance cad tools. You can use some other verilog simulation software like icarus verilog simulator which is free.
If you do get a good tutorial for alliance cad tools please do let me know as well[COLOR="Silver"]
i need to do a parametric analysis in spice to show the different drain current curves with varying channel length of NMOS. But i am getting an error can anyone plz help me out
vds 1 0 5v
vgs 2 0
m1 1 2 0 0 n1
.param l_val = .1u
.model n1 nmos level = 2 tox = 50n nsub = 1e16 l = l_val w = 10u...