Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I am able to find the settling time of single ended opamp by placing it in unity gain configuration mode. but now if I want to find the settling time for fully differential opamp then can it be simulated using cadence tool. If any one knows it then please suggest me the steps that will be...
I wanted to know that why do we go for differential pair input as compared to the pseudo pseudo differential pair??? I know from various discussions that my common mode rejection will be poor in pseudo differential but I wanted to know the comparison w.r.t other parameters like slew rate and...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
