Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello Everyone,
I have lost around 26.56% of my test coverage due to TC (tied cells). Any suggestion how can I improve that?
Please give detailed answers, as I am working on very crucial project, so I need to be implement it as soon as possible.
Thanks,
Akash
I am losing around 38% of my test coverage due to Black Box (11.60%) and Tied Cells (26.56%). I have traced back all the AU.TC faults in the schematic but couldn't found any missing instance that I van add in the netlist and improve the coverage.
Kindly help me with the solution especially for...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
