Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
So while I was working for layout in Tsmc 5/4 I encountered something that I didn't before, at any other node. Here the resistor started from M5/M6 so you could place logic devices under them(but you cannot route on M5/M6 on the resistor area and cannot have M5M6 powergrid there as well ).
Any...
Considering that flip chip has bond pads below substrate so we can route power from bottom side and do routing on top side, isnt it so much better?
What are the issues ?
Normally what we do is place text labels on top of the wire, but if the wire is very long then we have to pan to the text part to see what net it is. Is there any way to name a node ?
I heard in advanced nodes where the voltage is very low, if we share the VDD diffusion with two transistors , we can have an IR issue. But why is this ? Isnt the voltage same regardless of whether we share the diffusion or not ?
So my thesis is on solar cell quantum well.....unfortunately the codes we got had an problem in spacing and after fixing it I only found that adding quantum wells decreases efficiency and never the other way around. But now i added two new models called 'models well.capt well.inplane' and the...
The n region already has alot of electrons so i dont see the reason......If a photon frees an e- from p region, cant they just go out from that side? Is it because of the electric field from the depletion layer? But the depletion layer isnt throughout the whole length right, so what drives them...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.