Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hi all,
when I use synopsys' DFT compiler to insert the scan chain,the post-inserted dft_drc is ok without S1 violation,but when I use tetramax to read in the scan-inserted netlist and .spf generated by DFT compiler ,there are S1 violations.I am so confuse why the S1 violation occurs in...
Hi all,
when I complete compile my design with DC tool,I use the command to save sdf file: write_sdf -version 2.1 /../XXX.sdf
but at the time I enter the command,the DC tool was STUCK and dead ,what I can do is close the tool and restart it.So I can not save the sdf file.what is the problem...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
