Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hi,i'm working with that hw in loop co_simulation in matlab xilinx system generator and i encounter an unacceptebale error that"s (("Illegal Period, This blocks attempts to set period that is a non-integer multiple of the system rate Error occurred during "Block Configuration" Reported by...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.