asad_khan5130
Newbie level 4
Find latest posts
View Articles
View Blog EntriesMini Statistics
- Join Date
- 3rd September 2018
- Last Activity
- 3rd September 2018 19:50
- Blog Entries
- 0
Awards
No Awards.
Achievements
No achievements.
Recent Visitors
This page has had 185 visits
- Tab Content
- asad_khan5130's Activity
- About Me
- Experience
- Tab Content
-
Older Activity
-
3rd September 2018, 19:50asad_khan5130 replied to a thread 4 bit register having parallel flip flops using VHDL in PLD, SPLD, GAL, CPLD, FPGA Designany error in this code? entity reg4 is port(d0,d1,d2,d3, clr,clk : in bit; q0,q1,q2,q3 : out bit); end reg4; architecture structure of...8 replies | 283 view(s) -
3rd September 2018, 18:24asad_khan5130 replied to a thread 4 bit register having parallel flip flops using VHDL in PLD, SPLD, GAL, CPLD, FPGA Designi could not find code on internet. can you please provide me code for 4 bit parallel register using instances of four flip flops.?8 replies | 283 view(s)
-
3rd September 2018, 13:10asad_khan5130 replied to a thread 4 bit register having parallel flip flops using VHDL in PLD, SPLD, GAL, CPLD, FPGA DesignThanks Klaus. but i want to make it using instances of four flip flops i have written this code. someone please verify it entity reg4 is...8 replies | 283 view(s)
-
3rd September 2018, 13:01asad_khan5130 replied to a thread 4 bit register having parallel flip flops using VHDL in PLD, SPLD, GAL, CPLD, FPGA DesignThanks KlausSt. but I want to make it using four instances of D flip flops. i have written this code. can you please verify it. library IEEE;...8 replies | 283 view(s)
-
3rd September 2018, 12:03asad_khan5130 started a thread 4 bit register having parallel flip flops using VHDL in PLD, SPLD, GAL, CPLD, FPGA DesignHello Everyone I am learning VHDL. i want to design a register with four parallel flip flops with common clock. can anyone help me in this regard?8 replies | 283 view(s)
About asad_khan5130
Basic Information
Areas of Interest
- Area of specialization:
- Analog Circuit Design, PLD, SPLD, GAL, CPLD, FPGA Design, PCB Routing / Layout / SImulation
Statistics
Total Posts
- Total Posts
- 5
- Posts Per Day
- 0.22
General Information
- Last Activity
- 3rd September 2018 19:50
- Join Date
- 3rd September 2018
Helpful Postings
Experience
Points
- Points
- 30
- Level
- 1
Level up completed
- Level up completed
- 60%
- Points required
- 20
Activity
- Activity
- 0%
- Activity last 30 days
- 0%
- Activity last 7 days
- 0%
Points
All Points for user
- Points for User
- 10
- Points for Reputation
- 10
All Points for threads
- Points for threads
- 5
- Points for Threads
- 1
- Points for tagging threads
- 2
- Points for replies
- 2
All Points for posts
- Points for Posts
- 15
- Points for Posts
- 15
All Points for miscellaneous
- Points for Misc
- 0