The counter design is likely to cause irregular behavior by using asynchronous reset. Now, as you have moved everything to a single clock domain, all...
The estimation is valid for first order low-pass respectively system with dominant pole. To keep 500 ps rise time of a band limited input signal, the...