barry
Advanced Member level 5
Find latest posts
View Articles
View Blog EntriesMini Statistics
- Join Date
- 31st March 2005
- Last Activity
- Today 05:10
- Blog Entries
- 0
- Avatar
More 3 Friends
Awards
No Awards.
Achievements
7 years registeredRecent Visitors
- ads-ee,
- Akshaay,
- avishai11910,
- easy electronics,
- Gorgon,
- irfan ahmad,
- pancho_hideboo,
- peeyushsigma,
- shaiko,
- wondrous
- Tab Content
- barry's Activity
- About Me
- Friends
- Experience
-
Older Activity
-
Yesterday, 15:45barry replied to a thread Usage of Synchronous and Asynchronuos FIFOs in ASIC Design Methodologies and Tools (Digital)It’s not just the clock speed that’s important. Are the clocks SYNCHRONOUS or ASYNCHRONOUS to each other? Asynchronous FIFOs are more complex.2 replies | 169 view(s)
-
18th October 2019, 20:52That seems correct.3 replies | 200 view(s)
-
17th October 2019, 15:40What kind of system would you have that requires a clock, but doesn't want to use digital logic?11 replies | 496 view(s)
-
15th October 2019, 17:20Use an FPGA. Use a microprocessor. Use some resistors, capacitors and inductors. Perhaps if you asked a better question you would get a better...11 replies | 496 view(s)
-
14th October 2019, 17:01barry replied to a thread Detect the absence of sampled AC signal (from digital filter) in verilog in PLD, SPLD, GAL, CPLD, FPGA DesignIf your signal has enough amplitude I would think that using the level detection method should be the easiest; noise shouldn't be an issue. What is...6 replies | 442 view(s)
-
14th October 2019, 16:55How are you testing this? How are you applying a "2KV surge"? How are you measuring it? What are its characteristics? Are you picking up something...6 replies | 237 view(s)
-
10th October 2019, 20:51Read post #3 again. adsff explains how to use the digital elements of an FPGA to effect analog functions. But you can't "write program for analog...8 replies | 636 view(s)
-
10th October 2019, 15:27You need more than Verilog code, you need analog circuitry to implement an ADC: comparators or opamps, etc. Unless your FPGA has those features,...8 replies | 636 view(s)
-
10th October 2019, 00:03barry replied to a thread What is the vhdl equivalent of "initial begin" to initialize a ROM. in PLD, SPLD, GAL, CPLD, FPGA DesignI don’t see how the example in #9 can load the ROM from the bit file; it uses a clock.14 replies | 665 view(s)
-
9th October 2019, 21:34barry replied to a thread What is the vhdl equivalent of "initial begin" to initialize a ROM. in PLD, SPLD, GAL, CPLD, FPGA DesignI don't understand what you've got there. What is "rom_op" ? What is addr? Isn't that logic? How do you get data into a RAM without writing it? (To...14 replies | 665 view(s)
-
9th October 2019, 18:44barry replied to a thread Film capacitor failed in flyback smps at high temperature? in Power ElectronicsIf you read the data sheet, you'll see that the operating frequency of the cap has a large impact on it. What's your frequency? What's your 'extreme'...5 replies | 470 view(s)
-
9th October 2019, 18:39barry replied to a thread Instrumentation AMP Virtual short. in Hobby Circuits and Small Projects ProblemsYes, it's a virtual short. If you actually analyze the circuit, you'll see that as the IA open-loop gain goes to infinity, the voltage at the two...5 replies | 715 view(s)
-
9th October 2019, 18:36barry replied to a thread Why are SMD components so much smaller than their THT versions? in Analog Circuit DesignThe die is the EXACT SAME SIZE for through-hole or SMT devices. The TH parts are bigger in order to acommodate the larger lead frame. You'll notice...3 replies | 307 view(s)
-
9th October 2019, 18:33barry replied to a thread What is the vhdl equivalent of "initial begin" to initialize a ROM. in PLD, SPLD, GAL, CPLD, FPGA DesignMaybe just a minor point (depending on speed and utilization), but when it's implemented in the code, you now have to generate all the associated...14 replies | 665 view(s)
-
9th October 2019, 16:20barry replied to a thread What is the vhdl equivalent of "initial begin" to initialize a ROM. in PLD, SPLD, GAL, CPLD, FPGA DesignIf it's a ROM, can't you just define it as an IP block that gets loaded during configuration? For example, with the Xilinx tools you would have a...14 replies | 665 view(s)
-
4th October 2019, 15:23I can spot the mistake: those protoboards are TERRIBLE for the type of circuit you are playing with. Stray inductance, stray capacitance, etc....19 replies | 861 view(s)
-
2nd October 2019, 16:39barry replied to a thread Data string length to be send out from FPGA in PLD, SPLD, GAL, CPLD, FPGA Design1) Receive command "Read All"==>transmit all the data 2) Receive command "Read Register X"==>transmit the data in Register X I really don't...4 replies | 320 view(s)
-
1st October 2019, 20:48barry replied to a thread Altium "has only one pin" error - why? in Software Problems, Hints and ReviewsYou didn't split your bus out correctly. Look at this-"creating a Multichannel design":...5 replies | 1081 view(s)
-
1st October 2019, 19:13barry replied to a thread Altium "has only one pin" error - why? in Software Problems, Hints and ReviewsOn the top level AOUTR is a bus. On your schematic, it's a single signal.5 replies | 1081 view(s)
-
1st October 2019, 17:59barry replied to a thread Altium "has only one pin" error - why? in Software Problems, Hints and ReviewsWithout seeing the underlying schematic, audioinput.schdoc, it's impossible to tell.5 replies | 1081 view(s)
-
30th September 2019, 16:51barry replied to a thread Determine whether a binary number is of power of two in verilog code in PLD, SPLD, GAL, CPLD, FPGA DesignI told you it was early in the morning!14 replies | 720 view(s)
-
30th September 2019, 15:38barry replied to a thread Determine whether a binary number is of power of two in verilog code in PLD, SPLD, GAL, CPLD, FPGA DesignWithout thinking too hard early on a Monday morning, I think this could be done with a bunch of cascaded XORs. Output would be logic 1 if only one...14 replies | 720 view(s)
-
30th September 2019, 05:43barry replied to a thread Is a tantulum different from a microfarad tantulum cap? in Analog Circuit DesignI think you misheard. MICROFARAD, not “microferret”. And, there’s no such thing as a .68k cap. .68 microfarad, maybe? 68 microfarad?9 replies | 483 view(s)
-
29th September 2019, 21:27barry replied to a thread Help!! with MUX and Shift Registers in an architecture in PLD, SPLD, GAL, CPLD, FPGA DesignEXTREMELY unclear. 16 64-bit registers? You seem to only show 15 registers. What is “equation (I)”? I don’t see that on your drawing. What is BSIZE?...3 replies | 277 view(s)
-
29th September 2019, 16:40What a mess!! First of all, you’re going to draw over 50mA from V2 when it’s high, exceeding its limit. And, again, why would you expect an LED...3 replies | 317 view(s)
-
28th September 2019, 17:12What are you talking about? Charging? What charging? All I see is two voltage sources. Your red LED has no current limiting resistor. It is...3 replies | 317 view(s)
-
28th September 2019, 16:571) A schematic with no resistor values is kind of useless. It’s also incomplete. Where do the JTAG signals go? 2) Have you looked at signals with a...10 replies | 510 view(s)
-
27th September 2019, 21:45barry replied to a thread Why would a scope suddenly give noisy traces when it never used to? in Elementary Electronic QuestionsIs the noise there with the scope tip grounded or connected to the scope calibration signal?6 replies | 386 view(s)
-
27th September 2019, 21:43It’s not just the inductance, it’s also the current rating, as mentioned. But I’m betting on the problem being the power supply being overloaded.19 replies | 861 view(s)
-
25th September 2019, 17:23barry replied to a thread Need to remove the FFC Connector..Help me.. in Professional Hardware and Electronics DesignThe only problem I could foresee would be if there is excessive shock the Berg strip/pcb connection could fracture, whereas the flat cable gives more...1 replies | 297 view(s)
About barry
Basic Information
Optional Info
- Location:
- California, USA
- Occupation:
- Hardware Engineer
Statistics
Total Posts
- Total Posts
- 4,657
- Posts Per Day
- 0.88
General Information
- Last Activity
- Today 05:10
- Join Date
- 31st March 2005
Helpful Postings
- Has Rated
- 27
- Post Rated
- Rated helpful 1027 out of 1027 times
3 Friends
Showing Friends 1 to 3 of 3
Experience
Points
- Points
- 24,286
- Level
- 37
Level up completed
- Level up completed
- 95%
- Points required
- 64
Activity
- Activity
- 73.0%
- Activity last 30 days
- 63.0%
- Activity last 7 days
- 79.0%
Points
All Points for user
- Points for User
- 4,918
- Points for Reputation
- 2,158
- Points for every day since registration
- 2,751
- Points for Friends
- 9
All Points for threads
- Points for threads
- 344
- Points for Threads
- 16
- Points for tagging threads
- 310
- Points for replies
- 18
All Points for posts
- Points for Posts
- 19,023
- Points for Posts
- 13,888
- Helpful Answers
- 5,135
All Points for miscellaneous
- Points for Misc
- 0
Activities
21st October 2019
- 03:05 barry has earned 3 Points for Posts points
- 03:05 barry has earned 1 Points for User points
19th October 2019
- 03:05 barry has earned 8 Points for Posts points
- 03:05 barry has earned 3 Points for User points
18th October 2019
- 03:05 barry has earned 3 Points for Posts points
- 03:05 barry has earned 1 Points for User points
16th October 2019
- 03:05 barry has earned 3 Points for Posts points
15th October 2019
- 03:05 barry has earned 4 Points for User points
- 03:05 barry has earned 11 Points for Posts points
11th October 2019
- 03:05 barry has earned 6 Points for Posts points
- 03:05 barry has earned 1 Points for threads points
- 03:05 barry has earned 1 Points for User points
10th October 2019
- 03:05 barry has earned 6 Points for User points
- 03:05 barry has earned 31 Points for Posts points
- 03:05 barry has earned 1 Points for threads points
5th October 2019
- 03:05 barry has earned 5 Points for User points
- 03:05 barry has earned 13 Points for Posts points
- 03:05 barry has earned 1 Points for threads points
3rd October 2019
- 03:05 barry has earned 8 Points for Posts points
- 03:05 barry has earned 3 Points for User points
Show Activities from all Users