FvM
Super Moderator
Find latest posts
View Articles
View Blog EntriesMini Statistics
- Join Date
- 22nd January 2008
- Last Activity
- Yesterday 22:52
- Blog Entries
- 0
More 128 Friends
1 Groups
Join Groups 0 Permission Groups
FvM is not a member of any public groups
Awards
1st Helpful MemberAchievements
7 years registeredRecent Visitors
- Cesar0182,
- esp1,
- FlyingDutch,
- KlausST,
- mili123456,
- Mina_tk,
- minhchau,
- pancho_hideboo,
- soobaanvlsi,
- StudentGuy
- Tab Content
- FvM's Activity
- About Me
- Friends
- Experience
-
Older Activity
-
Yesterday, 22:44FvM replied to a thread How to move metal elements via magnetic waves? in Hobby Circuits and Small Projects ProblemsNone of the answers seemed to refer to the requirement to move the metal parts by an apparatus at least 1m apart. This is impossible if we sort out...7 replies | 245 view(s) -
Yesterday, 22:19FvM replied to a thread Response of the TLINE for different frequencies and lengths in RF, Microwave, Antennas and OpticsI agree that the relation between electrical length and input impedance are presented correctly in the diagrams. You should be able to see in in a...5 replies | 32 view(s)
-
15th June 2019, 23:16FvM replied to a thread Error loop must terminate within 10,000 iterations (vhdl) in PLD, SPLD, GAL, CPLD, FPGA DesignNo, Altera/Intel doesn't support textio for memory initialization. But that's not my point. The typical VHDL test bench code starts with a non...5 replies | 179 view(s)
-
15th June 2019, 17:54The chips have different memory organisation and mostly different command sets. Although you can find access methods common to both devices, It's...1 replies | 90 view(s)
-
15th June 2019, 17:11Maybe an ambiguousity of the term air gap, I mean air actually. I'm assuming that the space between electrode plates won't be completely filled with...17 replies | 315 view(s)
-
15th June 2019, 06:43FvM replied to a thread Error loop must terminate within 10,000 iterations (vhdl) in PLD, SPLD, GAL, CPLD, FPGA DesignWe can surely discuss how to write synthesizable memory initialization. But this is pure test bench code.5 replies | 179 view(s)
-
15th June 2019, 06:38FvM replied to a thread Best Solution to use DOT POINT by REVERSING 3rd. one Digit of 4-digit seven segment in MicrocontrollersWhy not simply rewire the segments instead of writing software?6 replies | 243 view(s)
-
15th June 2019, 06:311 mm air gap? As a starting point, did you calculate the total effective Er of a combination of Er=1 and Er=1k or even 1000k?17 replies | 315 view(s)
-
15th June 2019, 06:17You never mentioned IC design, just designing a circuit. I asked about the intended technology but the question wasn"t answered. It was obvious to me...49 replies | 608 view(s)
-
14th June 2019, 14:46There's no problem with longer pulses, you seem not to understand the circuit operation. Suggest to perform a simulation. Please report if you see...49 replies | 608 view(s)
-
14th June 2019, 14:24The RC delay solution has the problem that the extension time reduced for short negative pulses because the capacitor isn't fully discharged. This...49 replies | 608 view(s)
-
14th June 2019, 14:15FvM replied to a thread Rational Approximation of Gaussian LPF in RF, Microwave, Antennas and OpticsNuhertz Filter Solutions does a good approximation, slightly lower pole pair Q than Bessel, unfortunately I have no access right now.2 replies | 92 view(s)
-
14th June 2019, 13:32I don't think that rotating variable capacitor with high Er is feasible. The capacitance would be more defined by the unavoidable air gap than the...17 replies | 315 view(s)
-
14th June 2019, 13:24FvM replied to a thread Audio amplifier on PCB error. Ports of opAmp shorted.Can't find the reason why? in Analog Circuit DesignHigh speed and power OPs without bypass capacitors are likely to self-oscillate. Also floating inputs may cause problems. You can e.g. connect the...10 replies | 215 view(s)
-
14th June 2019, 10:44My apology for continuing a discussion that should be better carried on in the About Edaboard section. The "time to edit" limit was reduced to 30...4 replies | 140 view(s)
-
14th June 2019, 10:03FvM replied to a thread Modulation scheme of this pulsed/two-frequency radar system in RF, Microwave, Antennas and OpticsI think, without some quantitative information, e.g. carrier frequencies, pulse width, transmitter rise time and receiver time resolution, it's...3 replies | 127 view(s)
-
14th June 2019, 09:43Unlikely. Referring to a specific board would be useful. I can just guess that you are asking about DC/DC converter dev boards. Without specifying...3 replies | 184 view(s)
-
14th June 2019, 07:40FvM replied to a thread Are there relays made for inductive loads in Elementary Electronic QuestionsDC capable SSR are FET switches. In so far I don't understand why you are asking for a SSR to replace a FET.7 replies | 243 view(s)
-
13th June 2019, 23:38FvM replied to a thread Buck/Boost Battery Charger works on dummy load, but does not charge batteries in Power ElectronicsAccording to the functional schematic, the measurement is compared with the charge controller ITH output and the difference controlling the pulse...52 replies | 1414 view(s)
-
13th June 2019, 22:30FvM replied to a thread Help converting an audio intercom into a handsfree audio intercom in Hobby Circuits and Small Projects ProblemsA telephone hybrid is needed to translate 2 wire to 4 wire. Bias and gain may be needed in addition. I presume you have no info about used audio...2 replies | 262 view(s)
-
13th June 2019, 22:06FvM replied to a thread I2c Master - when master SDA is in 'Z', sda bus does seem to go high. in PLD, SPLD, GAL, CPLD, FPGA DesignNo problem to use push-pull driver for SCL in single master system if the slaves don't perform clock stretching. Most simple devices don't and have...13 replies | 501 view(s)
-
13th June 2019, 21:49I'm talking about circuit functions not IC packages. They asked about "designing" the Schmitt trigger although no technology has been mentioned yet.49 replies | 608 view(s)
-
13th June 2019, 21:26FvM replied to a thread Audio amplifier on PCB error. Ports of opAmp shorted.Can't find the reason why? in Analog Circuit DesignIt would be better to have a consistent schematic with actual component values. The 33 mohm + 30 ohm point seems to contradict other specifications,...10 replies | 215 view(s)
-
13th June 2019, 21:09FvM replied to a thread Error loop must terminate within 10,000 iterations (vhdl) in PLD, SPLD, GAL, CPLD, FPGA DesignYou are trying to synthesize a test bench in Quartus, this makes no sense. What do you want to achieve?5 replies | 179 view(s)
-
13th June 2019, 16:56Two single ST gates and an AND.49 replies | 608 view(s)
-
13th June 2019, 16:11FvM replied to a thread Audio amplifier on PCB error. Ports of opAmp shorted.Can't find the reason why? in Analog Circuit DesignL272 maximal supply voltage is 28V, not +/- 28V.10 replies | 215 view(s)
-
13th June 2019, 14:22FvM replied to a thread Adding a pulsed switch to a dc voltage source in cadence library in Analog Circuit DesignNo. Ideal switch means SPICE SW component is controlled by a pulsed voltage source, it's only use is in transient simulation. Similarly you can...18 replies | 311 view(s)
-
13th June 2019, 08:32SG3525 means voltage mode, there should be no need for slope compensation, neither with average current control. Did you analyze feedback loop...18 replies | 414 view(s)
About FvM
Basic Information
Optional Info
- Location:
- Bochum, Germany
- Interests:
- Analog, DSP, Power electronics and more
Statistics
Total Posts
- Total Posts
- 44,654
- Posts Per Day
- 10.73
General Information
- Last Activity
- Yesterday 22:52
- Join Date
- 22nd January 2008
Helpful Postings
- Has Rated
- 2075
- Post Rated
- Rated helpful 13235 out of 13235 times
128 Friends
Showing Friends 1 to 10 of 128
Experience
Points
- Points
- 256,089
- Level
- 100
Level up completed
- Level up completed
- 0%
- Points required
- 0
Activity
- Activity
- 100.0%
- Activity last 30 days
- 100.0%
- Activity last 7 days
- 100.0%
Points
All Points for user
- Points for User
- 57,790
- Points for Reputation
- 53,272
- Points for every day since registration
- 4,125
- Points for Friends
- 387
- Points for posting Visitormessages
- 2
- Points for filling profile
- 4
All Points for threads
- Points for threads
- 3,682
- Points for Threads
- 113
- Points for tagging threads
- 3,447
- Points for replies
- 122
All Points for posts
- Points for Posts
- 194,617
- Points for Posts
- 128,303
- Points for uploading Attachments
- 54
- Average Posts per Day
- 10.00
- Helpful Answers
- 66,260
All Points for miscellaneous
- Points for Misc
- 0
Activities
16th June 2019
- 03:06 FvM has earned 3 Points for User points
- 03:06 FvM has earned 26 Points for Posts points
15th June 2019
- 03:06 FvM has earned 24 Points for Posts points
14th June 2019
- 03:06 FvM has earned 33 Points for Posts points
- 03:06 FvM has earned 1 Points for threads points
- 03:06 FvM has earned 1 Points for User points
13th June 2019
- 03:05 FvM has earned 82 Points for Posts points
- 03:05 FvM has earned 7 Points for threads points
- 03:05 FvM has earned 10 Points for User points
12th June 2019
- 03:06 FvM has earned 3 Points for threads points
- 03:06 FvM has earned 3 Points for User points
- 03:06 FvM has earned 23 Points for Posts points
11th June 2019
- 03:06 FvM has earned 12 Points for Posts points
- 03:06 FvM has earned 1 Points for threads points
10th June 2019
- 03:05 FvM has earned 3 Points for User points
- 03:05 FvM has earned 17 Points for Posts points
9th June 2019
- 03:05 FvM has earned 6 Points for Posts points
- 03:05 FvM has earned 1 Points for User points
7th June 2019
- 03:06 FvM has earned 8 Points for User points
- 03:06 FvM has earned 53 Points for Posts points
Show Activities from all Users