FvM
Super Moderator
Find latest posts
View Articles
View Blog EntriesMini Statistics
- Join Date
- 22nd January 2008
- Last Activity
- Today 17:46
- Blog Entries
- 0
More 128 Friends
1 Groups
Join Groups 0 Permission Groups
FvM is not a member of any public groups
Awards
1st Helpful MemberAchievements
7 years registeredRecent Visitors
- --BawA--,
- ArakelTheDragon,
- Olaimat,
- pankajpc,
- peeyushsigma,
- prakash_kadri,
- skj999,
- Venkadesh_M,
- venkates2218,
- wondrous
- Tab Content
- FvM's Activity
- About Me
- Friends
- Experience
-
Older Activity
-
Today, 15:03FvM replied to a thread Add model in Simetrix in PCB Routing Schematic Layout software and SimulationSub files are encrypted sub circuit files which can be only used with Ltspice. No support for other SPICE simulators unfortunately.2 replies | 47 view(s) -
Today, 14:38From an RTL point of view... Are you registering this GPIO input properly at the clock rising edge. Sometimes multiple register stages might be...2 replies | 77 view(s) -
Today, 12:11FvM replied to a thread rtl code to find the smallest in ASIC Design Methodologies and Tools (Digital)Might be fast enough for 8 bit data without pipeline.9 replies | 172 view(s)
-
Today, 09:491. What's the 1 pf capacitor in parallel to the input voltage source good for? 2. THS3202 is a current feedback OP, the open loop gain can be...2 replies | 97 view(s)
-
Today, 09:33FvM replied to a thread VHDL code flow in ISE Design Suite 14.7 in PLD, SPLD, GAL, CPLD, FPGA DesignAre you sure that the supplied servo signal is regular (not rapidly varying pulse width)? Otherwise, follow the manufacturer data sheet. Current...6 replies | 145 view(s)
-
Yesterday, 11:47Your variables are apparently 8 bit unsigned. Use 16 bit data type. I would use sprintf() for decimal output formatting. - - - Updated - - - ...5 replies | 110 view(s)
-
Yesterday, 08:56FvM replied to a thread rtl code to find the smallest in ASIC Design Methodologies and Tools (Digital)I don't see four inputs, do you mean input in; Are you looking for combinational or registered (clocked) logic? In both cases, why don't you...9 replies | 172 view(s)
-
19th February 2019, 22:17The diagram title suggests so, but it makes no sense and I guess it's just a typo. At least the interpretation contradicts the max. forward volts...5 replies | 127 view(s)
-
19th February 2019, 18:07The counter design is likely to cause irregular behavior by using asynchronous reset. Now, as you have moved everything to a single clock domain, all...18 replies | 370 view(s)
-
19th February 2019, 17:02FvM replied to a thread How to implement a transfer function with discrete components in Analog Circuit DesignO.K., just an exercise. As you see, it can be implemented. There are however additional problems related to input signal level and OP voltage...23 replies | 668 view(s)
-
19th February 2019, 16:51FvM replied to a thread [SOLVED] Help to translate verilog code lines to vhdl in PLD, SPLD, GAL, CPLD, FPGA DesignYes you created a new topic, but according forum rules it's not appropriate, they say That's clearly a related question, without the original...9 replies | 182 view(s)
-
19th February 2019, 15:39FvM replied to a thread Embedded project needs devices which can work continuously at +125 degree C in MicrocontrollersThat's how SPI bus works. Review the interface description in datasheet, SO has internal tri-state driver enabled by CS.72 replies | 1977 view(s)
-
19th February 2019, 15:33FvM replied to a thread [SOLVED] Help to translate verilog code lines to vhdl in PLD, SPLD, GAL, CPLD, FPGA DesignThe definition of wbus_count doesn't make sense, it must be two-dimensional to make the assignment work. Presently RHS is std_logic and LHS 10 bit...9 replies | 182 view(s)
-
19th February 2019, 15:14The estimation is valid for first order low-pass respectively system with dominant pole. To keep 500 ps rise time of a band limited input signal, the...9 replies | 195 view(s)
-
19th February 2019, 14:57More or less. There's no typical Vf specification in the datasheet, only maximal. Seeing actually about 1V Vf at 0.1A is a bit surprising, but yes,...5 replies | 127 view(s)
-
19th February 2019, 14:47Some can be probably used. The specification is however incomplete: - DC capable amplifier yes/no - gain respectively output level -...9 replies | 195 view(s)
-
19th February 2019, 12:51With only 150 Hz bandwidth, there's absolutely no advantage in using fully differential signaling between amplifier and DAQ board. Instead you can...4 replies | 146 view(s)
-
19th February 2019, 12:41FvM replied to a thread Where to find Altera PLDShell v5.0 Software in PLD, SPLD, GAL, CPLD, FPGA DesignI rather thought, support has ended at least 10 years ago... As far as I'm aware of, EP300 series is compatible to industry standard PAL/GAL...4 replies | 168 view(s)
-
19th February 2019, 12:11You are describing the problem with inappropriate terminology. You are not "adding frequencies", you are combining signals. Combining signals...3 replies | 217 view(s)
-
19th February 2019, 10:01Single phase synchronous motors usually have low starting torque. It might be that the motor isn't suited for your application. Motors with run...3 replies | 126 view(s)
-
19th February 2019, 09:37The most simple solution is to use synchronizer logic that generates a clock enable pulse in the 40 MHz domain for each rising edge of rf_in and...18 replies | 370 view(s)
-
19th February 2019, 09:20FvM replied to a thread VHDL code flow in ISE Design Suite 14.7 in PLD, SPLD, GAL, CPLD, FPGA DesignReviewing your code can help. Look at the integer range definition of divrel1. Range of 0 to 1500 is implemented as 11 bit unsigned in synthesis,...6 replies | 145 view(s)
-
19th February 2019, 07:50FvM replied to a thread How to implement a transfer function with discrete components in Analog Circuit DesignSee comparison of standard all-pass and unequal (lhp)pole/zero circuits Not possible with simple discrete circuit. Applies either to...23 replies | 668 view(s)
-
18th February 2019, 23:57FvM replied to a thread Help needed to reduce Harmonics from a firing angle control circuit in Power ElectronicsPower quality regulations (e.g. IEC 61000-3-2) don't allow phase angle control for heating applications, only for lighting control. Full wave...2 replies | 113 view(s)
-
18th February 2019, 17:35The short answer is that you get zero result because the frequency counter is reset before you latch the value, as already explained by ads-ee. ...18 replies | 370 view(s)
-
18th February 2019, 14:35dpaul replied to a thread Where to find Altera PLDShell v5.0 Software in PLD, SPLD, GAL, CPLD, FPGA DesignAltera is now Intel. So have you checked Intel website for Alters's antiquated software.4 replies | 168 view(s)
-
18th February 2019, 14:08dpaul replied to a thread How to begin development on SOC (xilinx) in PLD, SPLD, GAL, CPLD, FPGA Design1. Depending upon the simu, synth & PnR tools you are using, TCL can become handy. 2. The cost of a Xilinx FPGA based dev board will depend on the...3 replies | 130 view(s)
-
18th February 2019, 12:42It's possible to change the RC servo setpoint immediately from left to right stop. Question is if the connected hardware likes it. Also the servo...3 replies | 160 view(s)
About FvM
Basic Information
Optional Info
- Location:
- Bochum, Germany
- Interests:
- Analog, DSP, Power electronics and more
Statistics
Total Posts
- Total Posts
- 43,808
- Posts Per Day
- 10.82
General Information
- Last Activity
- Today 17:46
- Join Date
- 22nd January 2008
Helpful Postings
- Has Rated
- 2051
- Post Rated
- Rated helpful 12971 out of 12971 times
128 Friends
Showing Friends 1 to 10 of 128
Experience
Points
- Points
- 251,556
- Level
- 100
Level up completed
- Level up completed
- 0%
- Points required
- 0
Activity
- Activity
- 100.0%
- Activity last 30 days
- 100.0%
- Activity last 7 days
- 100.0%
Points
All Points for user
- Points for User
- 57,200
- Points for Reputation
- 52,740
- Points for every day since registration
- 4,067
- Points for Friends
- 387
- Points for posting Visitormessages
- 2
- Points for filling profile
- 4
All Points for threads
- Points for threads
- 3,459
- Points for Threads
- 113
- Points for tagging threads
- 3,224
- Points for replies
- 122
All Points for posts
- Points for Posts
- 190,896
- Points for Posts
- 125,912
- Points for uploading Attachments
- 54
- Average Posts per Day
- 10.00
- Helpful Answers
- 64,930
All Points for miscellaneous
- Points for Misc
- 0
Activities
21st February 2019
- 03:06 FvM has earned 4 Points for User points
- 03:06 FvM has earned 16 Points for Posts points
20th February 2019
- 03:05 FvM has earned 7 Points for User points
- 03:05 FvM has earned 63 Points for Posts points
- 03:05 FvM has earned 6 Points for threads points
19th February 2019
- 03:06 FvM has earned 8 Points for User points
- 03:06 FvM has earned 4 Points for threads points
- 03:06 FvM has earned 35 Points for Posts points
18th February 2019
- 03:05 FvM has earned 7 Points for User points
- 03:05 FvM has earned 30 Points for Posts points
- 03:05 FvM has earned 2 Points for threads points
17th February 2019
- 03:05 FvM has earned 3 Points for threads points
- 03:05 FvM has earned 26 Points for Posts points
- 03:05 FvM has earned 2 Points for User points
16th February 2019
- 03:05 FvM has earned 12 Points for Posts points
- 03:05 FvM has earned 1 Points for threads points
- 03:05 FvM has earned 1 Points for User points
15th February 2019
- 03:06 FvM has earned 9 Points for Posts points
14th February 2019
- 03:06 FvM has earned 5 Points for threads points
- 03:06 FvM has earned 21 Points for Posts points
Show Activities from all Users