FvM
Super Moderator
Find latest posts
View Articles
View Blog EntriesMini Statistics
- Join Date
- 22nd January 2008
- Last Activity
- Today 08:42
- Blog Entries
- 0
More 7 Friends
1 Groups
Join Groups 0 Permission Groups
FvM is not a member of any public groups
Awards
1st Helpful MemberAchievements
7 years registeredRecent Visitors
- Anomis,
- Dummyeng,
- keroro1994,
- mahesXtremeEngineering,
- MD_SHAHRUKH,
- MILIND_7,
- pancho_hideboo,
- vimalraj,
- wizard,
- wondrous
- Tab Content
- FvM's Activity
- About Me
- Friends
- Experience
-
Older Activity
-
Today, 08:34FvM replied to a thread Phase detector with synchronous logic (FPGA) in RF, Microwave, Antennas and OpticsThe 50 us limitation wasn't mentioned yet. In this case, "processing the entire dataset" is in fact more promising. Question is if you know the exact...6 replies | 234 view(s) -
Yesterday, 23:11FvM replied to a thread 14 bit adc output to 5 bit data conversion in VHDL in PLD, SPLD, GAL, CPLD, FPGA DesignMay be the question is that trivial, may be some specific coding is intended. The OP missed to ask a clear question.3 replies | 216 view(s)
-
Yesterday, 23:03FvM replied to a thread Phase detector with synchronous logic (FPGA) in RF, Microwave, Antennas and OpticsThe multiply idea sketched in post #1 is basically good, but it should be extended to I/Q demodulation to work over 0 to 360 degree. You can either...6 replies | 234 view(s)
-
Yesterday, 13:51dpaul replied to a thread ISCAS 89-s38417 testbench required in ASIC Design Methodologies and Tools (Digital)I see the 'bench' files here http://www.pld.ttu.ee/~maksim/benchmarks/iscas89/bench/ also the core number you have listed. Was a simple google...1 replies | 173 view(s) -
Yesterday, 13:05May be mathematically correct, but wrong in Z transform context.4 replies | 198 view(s)
-
Yesterday, 10:05Don't think so. U1 LED is driven with wrong polarity and has negative transistor supply. Many previously mentioned problems are still present,...21 replies | 646 view(s)
-
Yesterday, 09:33FvM replied to a thread how to generate 4MHz clock from 2 MHz clock. in PLD, SPLD, GAL, CPLD, FPGA DesignA bit more complex. You'll design a kind of software PLL with 2 and 4 MHz output, locked to the 2 MHz reference. Dynamic phase shift might be used if...11 replies | 571 view(s)
-
Yesterday, 09:21High Voltage Coupling means what, exactly? Measuring current, voltage, linearly, which range? HCPL-0370 reference suggest you want to compare current...2 replies | 134 view(s)
-
16th February 2020, 22:36If you experience contradicting hearsay specs, why not refer to major manufacturers datasheets instead?4 replies | 248 view(s)
-
16th February 2020, 22:20I believe, you either don't read the answers or don't understand it. I have no other explanation for seeing the circuit in post #45 that has been...56 replies | 1204 view(s)
-
16th February 2020, 13:39Incomplete problem description results in ambiguous or useless answer. At least one unclear point is floating substrate nodes. Transconductance...3 replies | 194 view(s)
-
16th February 2020, 13:181/2 sample period is no meaningful quantity in sampled data system. Output is only observed at integer multiples of sampling period. You'll see if...4 replies | 198 view(s)
-
16th February 2020, 13:01A symmetrical fault example, referring to your previous design. How would you detect it? - - - Updated - - - The file is different from...21 replies | 646 view(s)
-
16th February 2020, 12:47I feel that some points should be sorted out. You have been originally asking how to amplify µV signal to mV, with minimal supply voltage. Later...56 replies | 1204 view(s)
-
16th February 2020, 11:34The idea of an ungrounded network (IT network) is to avoid short circuit currents in case of a single ground fault while being able to detect the...21 replies | 646 view(s)
-
16th February 2020, 10:26A RHP pole in the open loop transfer function can be only generated if the feedforward turns into positive feedback, likely to happen for the post #1...3 replies | 196 view(s)
-
15th February 2020, 12:58FvM replied to a thread Waveform saving upon trigger in windows from Oscilloscope in Elementary Electronic QuestionsMSO2000B series has 1M data points memory, about 10 sec @ 100 kSPS. Timebase can be set up to 100 s/div, 1000 s total length with respective lower...5 replies | 260 view(s)
-
15th February 2020, 12:15Your monitor circuit is generating huge leakage currents and power dissipation and surely no acceptable IMD solution. What is your of insulation...21 replies | 646 view(s)
-
15th February 2020, 11:39FvM replied to a thread Waveform saving upon trigger in windows from Oscilloscope in Elementary Electronic QuestionsThe simple way to save the waveform is to set up acquisition parameters as required, make a measurement and save the waveform to USB drive in *.csv...5 replies | 260 view(s)
-
14th February 2020, 15:45In case you want someone to check your transformer design, you should give complete information, e.g. which input voltage was used during the test....23 replies | 610 view(s)
-
14th February 2020, 15:32Inrush current can be captured with a current probe and a digital oscilloscope. It's not clear what you exactly want to achieve and how the...3 replies | 199 view(s)
-
14th February 2020, 09:48FvM replied to a thread how to generate 4MHz clock from 2 MHz clock. in PLD, SPLD, GAL, CPLD, FPGA DesignPossible solutions have been sketched, but the application requirements are yet unknown.11 replies | 571 view(s)
-
14th February 2020, 09:42IMD (insulation monitoring devices) are specified by IEC 61557 and available on the market. For unearthed (IT) power supplies, these devices are...21 replies | 646 view(s)
-
14th February 2020, 09:27dpaul replied to a thread how to generate 4MHz clock from 2 MHz clock. in PLD, SPLD, GAL, CPLD, FPGA DesignThe OP has posted the same Q in Xilinx forums yesterday and did not provide sufficient details in order to answer his Q. My answer to him would be...11 replies | 571 view(s)
-
14th February 2020, 09:00FvM replied to a thread how to generate 4MHz clock from 2 MHz clock. in PLD, SPLD, GAL, CPLD, FPGA Design10 MHz minimal clock input frequency is common series 7 MMCM spec as far as I'm aware of.11 replies | 571 view(s)
-
13th February 2020, 18:08FvM replied to a thread how to generate 4MHz clock from 2 MHz clock. in PLD, SPLD, GAL, CPLD, FPGA DesignIf you have a higher frequency clock available, a digital PLL can generate the 4 MHz clock, however limited to the time resolution of the system...11 replies | 571 view(s)
-
13th February 2020, 17:25Having already multi mV range offset: surely not.56 replies | 1204 view(s)
-
13th February 2020, 17:21FvM replied to a thread Gas flow meter + Gas pressure meter + Vacuum meter? in Analog Circuit Design2. There's no simple method to add a readout to float-type flowmeter (rotameter). Most economic flow meters (I doubt you find cheap sensors with...2 replies | 199 view(s)
-
13th February 2020, 09:02Literally, a VCO is a VFC (voltage to frequency converter) and vice versa. Specifically the term VFC refers to converters with large frequency ratio...9 replies | 559 view(s)
-
13th February 2020, 08:52Some key specs missing: Signal bandwidth, source impedance, acceptable noise level (specified as voltage density or wideband noise level, e.g. 0.1 to...56 replies | 1204 view(s)
About FvM
Basic Information
Optional Info
- Location:
- Bochum, Germany
- Interests:
- Analog, DSP, Power electronics and more
Statistics
Total Posts
- Total Posts
- 46,148
- Posts Per Day
- 10.46
General Information
- Last Activity
- Today 08:42
- Join Date
- 22nd January 2008
Helpful Postings
- Has Rated
- 2137
- Post Rated
- Rated helpful 13683 out of 13683 times
7 Friends
Showing Friends 1 to 7 of 7
Experience
Points
- Points
- 264,115
- Level
- 100
Level up completed
- Level up completed
- 0%
- Points required
- 0
Activity
- Activity
- 100.0%
- Activity last 30 days
- 100.0%
- Activity last 7 days
- 100.0%
Points
All Points for user
- Points for User
- 58,947
- Points for Reputation
- 54,168
- Points for every day since registration
- 4,749
- Points for Friends
- 24
- Points for posting Visitormessages
- 2
- Points for filling profile
- 4
All Points for threads
- Points for threads
- 4,093
- Points for Threads
- 113
- Points for tagging threads
- 3,845
- Points for replies
- 135
All Points for posts
- Points for Posts
- 201,075
- Points for Posts
- 132,521
- Points for uploading Attachments
- 54
- Average Posts per Day
- 9.00
- Helpful Answers
- 68,500
All Points for miscellaneous
- Points for Misc
- 0
Activities
18th February 2020
- 03:06 FvM has earned 2 Points for threads points
- 03:06 FvM has earned 18 Points for Posts points
17th February 2020
- 03:05 FvM has earned 7 Points for User points
- 03:05 FvM has earned 39 Points for Posts points
- 03:05 FvM has earned 2 Points for threads points
16th February 2020
- 03:05 FvM has earned 9 Points for Posts points
- 03:05 FvM has earned 4 Points for threads points
15th February 2020
- 03:06 FvM has earned 3 Points for User points
- 03:06 FvM has earned 20 Points for Posts points
- 03:06 FvM has earned 1 Points for threads points
14th February 2020
- 03:06 FvM has earned 6 Points for User points
- 03:06 FvM has earned 33 Points for Posts points
- 03:06 FvM has earned 1 Points for threads points
13th February 2020
- 03:06 FvM has earned 5 Points for User points
- 03:06 FvM has earned 22 Points for Posts points
- 03:06 FvM has earned 2 Points for threads points
12th February 2020
- 03:06 FvM has earned 24 Points for Posts points
- 03:06 FvM has earned 2 Points for threads points
11th February 2020
- 03:05 FvM has earned 3 Points for User points
- 03:05 FvM has earned 17 Points for Posts points
Show Activities from all Users