FvM
Super Moderator
Find latest posts
View Articles
View Blog EntriesMini Statistics
- Join Date
- 22nd January 2008
- Last Activity
- Today 23:25
- Blog Entries
- 0
More 7 Friends
1 Groups
Join Groups 0 Permission Groups
FvM is not a member of any public groups
Awards
1st Helpful MemberAchievements
7 years registeredRecent Visitors
- Achievers,
- arkadiusz.gibes,
- DavidYebadlo,
- kender,
- marcogmaia,
- mat2ag,
- satiz,
- stenzer,
- wondrous,
- zepus169
- Tab Content
- FvM's Activity
- About Me
- Friends
- Experience
-
Older Activity
-
Today, 23:25To decide if a LED is suited for direct drive by a 3.3V microprocessor, you'll check it's forward voltage at the expected low mA current. Some LEDs...5 replies | 86 view(s) -
Today, 23:11FvM replied to a thread Relative sensitivity of various electronics components to ESD damage? in Elementary Electronic QuestionsExpect that manufacturers give specification, either in datasheet or general product documentation. Most of the mentioned devices have such a...1 replies | 19 view(s)
-
Today, 11:55How do you know that specifically the HS driver is "blowing"? Sure that the MOSFETs are still healthy? There are several possible circuit issues, too...4 replies | 151 view(s)
-
Today, 11:41FvM replied to a thread Measuring voltage drop across a diode in a switching circuit in Elementary Electronic QuestionsThat's voltage with zero output current - irrelevant. Instead of assuming an idealized current independent 0.7V voltage drop, you want to look for...6 replies | 176 view(s)
-
Today, 11:15FvM replied to a thread Time Interleaved ADC Filtering at Output in Analog Integrated Circuit (IC) Design, Layout and FabricationTo simulate dynamic mismatch and its possible compensation, you need 1. a mismatch model, e.g. specified as acquisition bandwidth and sampling time...3 replies | 200 view(s)
-
Today, 11:03I understand that "intermediate" temperatures come into play if you are e.g. using Peltier coolers instead of LN2. I don't know about specific...5 replies | 231 view(s)
-
Today, 10:48FvM replied to a thread Variable Resistor clamping and output behaviour for LM2596-ADJ in Power ElectronicsI guess, the wrong R1 connection has been brought up by the unusual datasheet schematic layout. Yes. The datasheet has values for dropout...4 replies | 174 view(s)
-
Today, 10:23Although Rb doesn't directly limit the peak base current, it clearly plays a role in setting it. As average current through C is zero, the average...5 replies | 286 view(s)
-
Today, 09:51Read the Arduino library help thoroughly, no reason to fly blind. SPI speed isn't critical with AVR, no chance to exceed the ADF maximum. ...4 replies | 253 view(s)
-
Today, 09:36FvM replied to a thread Measuring voltage drop across a diode in a switching circuit in Elementary Electronic QuestionsPeak value 7.7V - min or max value?6 replies | 176 view(s)
-
Yesterday, 17:16FvM replied to a thread Will a filter block this waveform? in Hobby Circuits and Small Projects ProblemsReviewing the thread from the start, I don't know if you are asking about a 40 or 100 MHz crystal oscillator? Modulation has been mentioned, but...25 replies | 458 view(s)
-
Yesterday, 17:06FvM replied to a thread Need for safe phase margin when dealing with sin input signals in Analog Integrated Circuit (IC) Design, Layout and FabricationAs already stated 45 degree phase margin will be accompanied by gain peaking in closed loop response. If it's no problem in your application, you can...8 replies | 230 view(s)
-
22nd May 2020, 14:44DDR logic doesn't use dual-edge triggered FFs but separate FFs triggered by rising and falling edge.6 replies | 228 view(s)
-
22nd May 2020, 12:31Wiznet has published example software, e.g. for AVR and STM32. You can use it as a template for your PIC18 design, just replacing the low level SPI...2 replies | 140 view(s)
-
22nd May 2020, 12:23You may call it a device specific problem. But a very general problem if you don't find any logic device that has double edge sensitive FFs. As you...6 replies | 228 view(s)
-
22nd May 2020, 12:17Because you can only synthesize circuit descriptions that are supported by the target hardware. No modern FPGA supports double clock edges. You...6 replies | 228 view(s)
-
22nd May 2020, 12:13FvM replied to a thread Avoiding Ground Loop With Multiple Inputs to DAQ Board in Analog Circuit DesignI see inconsistencies in the specification that make it hard to answer your questions. You are initially talking about "DC to a few MHz" (post #4)...10 replies | 428 view(s)
-
22nd May 2020, 11:44Obviously a current mirror biasing the emitter follower. Missing -VCC label at diode cathode.5 replies | 195 view(s)
-
22nd May 2020, 08:45dpaul replied to a thread Implementation error (ERROR: Place: 1500) on ISE 14.5 in PLD, SPLD, GAL, CPLD, FPGA DesignRead this - https://www.xilinx.com/support/documentation/sw_manuals/xilinx11/ise_c_constraints_entry_methods.htm4 replies | 336 view(s) -
21st May 2020, 23:01FvM replied to a thread Serial Monitor to check feedback of GSM Sim900a in PC Programming and InterfacingO.k., according to the table, 8 MHz works too. But not with the settings used in your code. For debugging of serial interfaces, I prefer a dual...9 replies | 534 view(s)
-
21st May 2020, 22:33Because it's closed loop hall sensor. LEM has good explanation of operation principle. Depending on your accuracy requirements, there are smaller and...2 replies | 135 view(s)
-
21st May 2020, 13:29The simple answer is, most datasheets don't have detailed data necessary to extract the questioned SPICE model parameters.34 replies | 1420 view(s)
-
21st May 2020, 12:35FvM replied to a thread Serial Monitor to check feedback of GSM Sim900a in PC Programming and InterfacingIt's not possible to achieve 115k baud rate with 16F887 and 8MHz crystal. Review baud rate table in datasheet. Select a lower baud rate or a...9 replies | 534 view(s)
-
20th May 2020, 18:55You are trying to make a linear balanced modulator at a carrier level that operates the diodes as on-off switches? Is this possible at all?12 replies | 442 view(s)
-
20th May 2020, 16:38The linked application note is specifically discussing CRC usage to verify code integrity in safety related applications. You have apparently a...2 replies | 191 view(s)
-
20th May 2020, 16:26FvM replied to a thread Verilog and VHDL noise modelling in Analog Integrated Circuit (IC) Design, Layout and FabricationYour question isn't very specific, what do you want to achieve? VHDL and Verilog are digital simulators without means to represent analog signals...5 replies | 272 view(s)
-
20th May 2020, 16:15FvM replied to a thread Determining Value of Capacitor Between PV Panel and DC-DC Convertor. in Power ElectronicsI would expect a bypass capacitor to be part of the DC/DC converter, so that input voltage ripple is reduced to an acceptable level without relying...6 replies | 276 view(s)
-
20th May 2020, 16:09FvM replied to a thread I2C bus - what is maximum bus lenght when working with 100 KHz clock (errorless work) in MicrocontrollersI have used it in a new product design, ask me a few weeks later. The application focus isn't extending the bus length but improving the noise...8 replies | 529 view(s)
-
20th May 2020, 14:09dpaul replied to a thread COmparator using xor gate in ASIC Design Methodologies and Tools (Digital)@OP, You need to focus on what Klaus has mentioned regarding digital comparator. Do you need all those comparisons or not. Else a single XOR gate...6 replies | 305 view(s)
-
20th May 2020, 10:21dpaul replied to a thread MBIST clocks synchronization in ASIC Design Methodologies and Tools (Digital)This is a question for the ASIC forum, maybe you get better answers there...2 replies | 219 view(s)
About FvM
Basic Information
Optional Info
- Location:
- Bochum, Germany
- Interests:
- Analog, DSP, Power electronics and more
Statistics
Total Posts
- Total Posts
- 46,544
- Posts Per Day
- 10.33
General Information
- Last Activity
- Today 23:25
- Join Date
- 22nd January 2008
Helpful Postings
- Has Rated
- 2170
- Post Rated
- Rated helpful 13813 out of 13813 times
7 Friends
Showing Friends 1 to 7 of 7
Experience
Points
- Points
- 266,309
- Level
- 100
Level up completed
- Level up completed
- 0%
- Points required
- 0
Activity
- Activity
- 100.0%
- Activity last 30 days
- 100.0%
- Activity last 7 days
- 100.0%
Points
All Points for user
- Points for User
- 59,253
- Points for Reputation
- 54,426
- Points for every day since registration
- 4,797
- Points for Friends
- 24
- Points for posting Visitormessages
- 2
- Points for filling profile
- 4
All Points for threads
- Points for threads
- 4,198
- Points for Threads
- 113
- Points for tagging threads
- 3,950
- Points for replies
- 135
All Points for posts
- Points for Posts
- 202,857
- Points for Posts
- 133,658
- Points for uploading Attachments
- 54
- Average Posts per Day
- 9.00
- Helpful Answers
- 69,145
All Points for miscellaneous
- Points for Misc
- 0
Activities
24th May 2020
- 03:05 FvM has earned 2 Points for User points
- 03:05 FvM has earned 11 Points for Posts points
23rd May 2020
- 03:05 FvM has earned 5 Points for User points
- 03:05 FvM has earned 4 Points for threads points
- 03:05 FvM has earned 28 Points for Posts points
22nd May 2020
- 03:05 FvM has earned 2 Points for User points
- 03:05 FvM has earned 17 Points for Posts points
21st May 2020
- 03:05 FvM has earned 5 Points for threads points
- 03:05 FvM has earned 3 Points for User points
- 03:05 FvM has earned 20 Points for Posts points
19th May 2020
- 03:06 FvM has earned 8 Points for Posts points
- 03:06 FvM has earned 3 Points for User points
18th May 2020
- 03:06 FvM has earned 4 Points for User points
- 03:06 FvM has earned 19 Points for Posts points
17th May 2020
- 03:06 FvM has earned 3 Points for Posts points
- 03:06 FvM has earned 1 Points for threads points
- 03:06 FvM has earned 1 Points for User points
15th May 2020
- 03:06 FvM has earned 6 Points for Posts points
- 03:06 FvM has earned 1 Points for User points
14th May 2020
- 03:05 FvM has earned 8 Points for Posts points
Show Activities from all Users