FvM
Super Moderator
Find latest posts
View Articles
View Blog EntriesMini Statistics
- Join Date
- 22nd January 2008
- Last Activity
- Today 00:13
- Blog Entries
- 0
More 128 Friends
1 Groups
Join Groups 0 Permission Groups
FvM is not a member of any public groups
Awards
1st Helpful MemberAchievements
7 years registeredRecent Visitors
- ardique,
- erfanbas,
- esp1,
- fbadenas,
- Flare,
- isoft007,
- Magdy_said,
- rahulpkrockz1992,
- shifter2013,
- wondrous
- Tab Content
- FvM's Activity
- About Me
- Friends
- Experience
-
Older Activity
-
Yesterday, 23:51Beside all other possible problems, you need an oscilloscope with 500 MHz, better 1 GHz bandwidth and a suitable probe (active or resistive) to...2 replies | 57 view(s) -
Yesterday, 09:53dpaul replied to a thread What are some effective ways to create a self checking Testbench without ref model in PLD, SPLD, GAL, CPLD, FPGA DesignWhat do you mean by a "reference model". A TB should be such that it drives the DUT inputs such that the DUT functionality and stability is...2 replies | 136 view(s) -
13th December 2018, 22:12How about a variable current source?5 replies | 123 view(s)
-
13th December 2018, 14:00Why do you assume that the "loop" serves a useful purpose?6 replies | 144 view(s)
-
13th December 2018, 13:36Are you sure the chip is generating transducer excitation signals with correct frequency and the launch series resistors are matching the transducer...3 replies | 108 view(s)
-
12th December 2018, 22:57The answer depends on the operation frequency.3 replies | 166 view(s)
-
12th December 2018, 19:07The numbers mentioned in post #1 don't fit usual cable dimensions, except for the overall diameter. 24 AWG cable has cross section of about 0.22...5 replies | 209 view(s)
-
12th December 2018, 17:35No, why? Particularly not a buffer in front of the OTA block. I believe, you have answered the question yourself. The input stage current is...6 replies | 172 view(s)
-
12th December 2018, 09:29dpaul replied to a thread Transfer Data from DDR3-PL to BRAM using Zynq on ZC706 in PLD, SPLD, GAL, CPLD, FPGA DesignDo you have a test-bench for your design? Even if the design is complex, I would suggest you to build one. Many design bugs are caught and...4 replies | 351 view(s)
-
11th December 2018, 18:00FvM replied to a thread Free trial of Altium designer 18.1.7 in PCB Routing Schematic Layout software and SimulationNo. Use "reports/measure distance" or ctrl-m. Similarly any function you are asking for can be found within a few clicks. Better work through a...7 replies | 312 view(s)
-
11th December 2018, 12:37You have to expect strong frequency dependence of permittivity and resistivity. A detailed discussion can be found in Snelling Soft Ferrites. See...2 replies | 456 view(s)
-
11th December 2018, 11:32Read time differences are small and probably irrelevant compared to SPI throughput limitations. Write time differences however matters a lot.5 replies | 227 view(s)
-
10th December 2018, 17:59FvM replied to a thread Ceramic capacitor leakage current at 50 degC in Elementary Electronic QuestionsO.K., with very low sampling rate, the ADC input charge error can be neglected. But you still have some input leakage current.5 replies | 237 view(s)
-
10th December 2018, 12:29FvM replied to a thread Ceramic capacitor leakage current at 50 degC in Elementary Electronic QuestionsDoes "Mikro ADC" refer to an unbuffered microcontroller (e.g. PIC) analog input? There will be considerable error due to ADC input current, capacitor...5 replies | 237 view(s)
-
10th December 2018, 11:45FvM replied to a thread Xilinx XPower Analyzer Confidence Level in PLD, SPLD, GAL, CPLD, FPGA DesignThe table shows near to zero logic utilization, respectively no relevant dynamic power. You must know if this is realistic.4 replies | 285 view(s)
-
9th December 2018, 18:03Not clear which effect you are asking about. Presuming voltage independent capacitance, which is roughly achieved by most capacitors, stored charge...11 replies | 469 view(s)
-
9th December 2018, 17:47There's no pin definition. mini LVDS is an IO standard, not a specific interface. It's particularly intended to design internal interfaces of a...3 replies | 188 view(s)
-
9th December 2018, 09:32The biggest problem for an accurate impedance measurement during in-circuit test will be the open SMA stub. For an exact measurement, there are...10 replies | 484 view(s)
-
8th December 2018, 17:53FvM replied to a thread Number of layers available in diptrace? in PCB Routing Schematic Layout software and SimulationAs said, this is wrong.4 replies | 268 view(s)
-
8th December 2018, 15:04FvM replied to a thread Number of layers available in diptrace? in PCB Routing Schematic Layout software and SimulationI'm not aware of any PCB tool on the market absolutely restricted to two layers. DipTrace of course isn't, the very first example on their website...4 replies | 268 view(s)
-
8th December 2018, 14:42It's not. Current density for 1.6 kVA transformer (e.g. EI 195c) should be below 1.5 A/mm².4 replies | 163 view(s)
-
8th December 2018, 10:22"measure return loss between two pads on my pcb" is equivocal in several regards. - singled ended or differential port? - nominal impedance -...10 replies | 484 view(s)
-
8th December 2018, 09:52Any reason you designed an isolation transformer rather than an auto transformer? You can safe 65% of transformer power. I presume, you have...4 replies | 163 view(s)
-
6th December 2018, 22:07FvM replied to a thread Difference between a two section tline and a single stub? in RF, Microwave, Antennas and OpticsLook thoroughly at the drawing. One side of the "main line" is terminated with Z0, the other with an arbitrary impedance ZL which has to be matched...7 replies | 340 view(s)
-
6th December 2018, 18:07FvM replied to a thread [SOLVED] inductor current exceedes its saturation rating durin buck startup in Power ElectronicsYes. If you worry about the inrush current, you need a switcher IC with programmable soft start or current limit.8 replies | 328 view(s)
-
6th December 2018, 07:25No, there's no comparator in this circuit. The square wave is driven to node Q by voltage source V1, Qb voltage is generated by the inverter M7/M8. ...1 replies | 116 view(s)
-
6th December 2018, 07:14FvM replied to a thread IR2110 driver output causing shoothrough despite deadtime in Elementary Electronic QuestionsThe waveforms are apparently Ltspice simulation results. Parameters like capacitor ESR are hardly modelled. If the transistor model includes...6 replies | 329 view(s)
-
5th December 2018, 17:12FvM replied to a thread Why Quarus Prime is uninstalled after restart a Windows? in PLD, SPLD, GAL, CPLD, FPGA DesignWhat do you exactly mean with "was uninstalled"? Did you verify that the software has been initially installed? Do you have administrator rights on...4 replies | 183 view(s)
About FvM
Basic Information
Optional Info
- Location:
- Bochum, Germany
- Interests:
- Analog, DSP, Power electronics and more
Statistics
Total Posts
- Total Posts
- 43,476
- Posts Per Day
- 10.93
General Information
- Last Activity
- Today 00:13
- Join Date
- 22nd January 2008
Helpful Postings
- Has Rated
- 2046
- Post Rated
- Rated helpful 12862 out of 12862 times
128 Friends
Showing Friends 1 to 10 of 128
Experience
Points
- Points
- 249,735
- Level
- 100
Level up completed
- Level up completed
- 0%
- Points required
- 0
Activity
- Activity
- 100.0%
- Activity last 30 days
- 100.0%
- Activity last 7 days
- 100.0%
Points
All Points for user
- Points for User
- 56,952
- Points for Reputation
- 52,526
- Points for every day since registration
- 4,033
- Points for Friends
- 387
- Points for posting Visitormessages
- 2
- Points for filling profile
- 4
All Points for threads
- Points for threads
- 3,352
- Points for Threads
- 113
- Points for tagging threads
- 3,117
- Points for replies
- 122
All Points for posts
- Points for Posts
- 189,431
- Points for Posts
- 124,982
- Points for uploading Attachments
- 54
- Average Posts per Day
- 10.00
- Helpful Answers
- 64,395
All Points for miscellaneous
- Points for Misc
- 0
Activities
14th December 2018
- 03:06 FvM has earned 9 Points for Posts points
- 03:06 FvM has earned 1 Points for User points
13th December 2018
- 03:06 FvM has earned 2 Points for User points
- 03:06 FvM has earned 11 Points for Posts points
12th December 2018
- 03:05 FvM has earned 7 Points for User points
- 03:05 FvM has earned 24 Points for Posts points
- 03:05 FvM has earned 2 Points for threads points
11th December 2018
- 03:05 FvM has earned 2 Points for threads points
- 03:05 FvM has earned 2 Points for User points
- 03:05 FvM has earned 14 Points for Posts points
10th December 2018
- 03:05 FvM has earned 5 Points for User points
- 03:05 FvM has earned 19 Points for Posts points
- 03:05 FvM has earned 1 Points for threads points
9th December 2018
- 03:05 FvM has earned 4 Points for User points
- 03:05 FvM has earned 25 Points for Posts points
- 03:05 FvM has earned 1 Points for threads points
8th December 2018
- 03:06 FvM has earned 1 Points for User points
7th December 2018
- 03:05 FvM has earned 2 Points for User points
- 03:05 FvM has earned 17 Points for Posts points
- 03:05 FvM has earned 1 Points for threads points
Show Activities from all Users