FvM
Super Moderator
Find latest posts
View Articles
View Blog EntriesMini Statistics
- Join Date
- 22nd January 2008
- Last Activity
- Yesterday 16:57
- Blog Entries
- 0
More 128 Friends
1 Groups
Join Groups 0 Permission Groups
FvM is not a member of any public groups
Awards
1st Helpful MemberAchievements
7 years registeredRecent Visitors
- afacanboy,
- barry,
- dvdiyen,
- endyduan,
- hanadi_alsalti,
- KlausST,
- kripacharya,
- minhchau,
- parsiva,
- venkates2218
- Tab Content
- FvM's Activity
- About Me
- Friends
- Experience
-
Older Activity
-
Yesterday, 13:00Perhaps we can paraphrase the question: Is it reasonable to start system level microcontroller programming without studying the datasheet...2 replies | 85 view(s) -
Yesterday, 12:47I believe the question has been already answered by Akanimo. All externally connected IO pins, user clock, reset etc. must be present in the top...19 replies | 786 view(s)
-
Yesterday, 07:43The PWM circuit makes no sense as drawn, please review. I guess the µC PWM output should be controlling the switch, not feeding a switch terminal. ...5 replies | 177 view(s)
-
14th July 2019, 23:28I mean one multitap voltage divider instead of three. 3 kV/mm is a large multiple of the clearance values suggested by safety and PCB design...88 replies | 1996 view(s)
-
14th July 2019, 23:00FvM replied to a thread Looking for SPICE model for coupled lossy transmission line in Electromagnetic Design and SimulationIf you want a S-parameter model, why are you asking for a SPICE model? A simple behavioral model with constant delay and sqrt(f) proportional losses...7 replies | 243 view(s)
-
14th July 2019, 17:17Microchip doesn't use JTAG interface for debugging. Unlikely, it's 18 years old. I guess you mean MPLAB X IDE 5.10. #pragma config ICS =...5 replies | 155 view(s)
-
14th July 2019, 15:13At least two problems: - still asymmetrical voltage divider by not switching the input side of the negative dividers - PCB clearance not suited for...88 replies | 1996 view(s)
-
14th July 2019, 15:03FvM replied to a thread parasitic coil capacitance from frequency in Elementary Electronic QuestionsParasitic coil capacitance refers to parallel capacitance, I presume. Thus you are looking for the parallel resonance of the unloaded coil. The best...3 replies | 169 view(s)
-
14th July 2019, 14:47FvM replied to a thread [SOLVED] impedance matching methods | ADS matching tool in RF, Microwave, Antennas and OpticsThe most simple solution to the exercise problem (match 220 ohm || 0.877 pf to 50 ohm in 1.2 to 1.8 GHz band) is a single series inductor of about...3 replies | 214 view(s)
-
14th July 2019, 12:58Suggest to read the section 8.2 up to the posted snippet more thoroughly. Your questions are already answered in the text. Look from where they are...1 replies | 125 view(s)
-
13th July 2019, 22:27FvM replied to a thread Inrush pulse in 0R56, 1206 resistor....gradual degradation? in Power ElectronicsWhat you name "scope shots" are simulation waveforms under probably unrealistic conditions. How about a simulation with realistic mains impedance?2 replies | 121 view(s)
-
13th July 2019, 12:35FvM replied to a thread how to design a thermostat without Microcontroller? in Analog Circuit DesignUnfortunately we didn't yet see a complete schematic that comprises the various changes and supplements mentioned in the posts, including power...84 replies | 3476 view(s)
-
13th July 2019, 11:37FvM replied to a thread copper pour in top layer with vcc net in PCB Routing Schematic Layout software and SimulationPosting the gerber files might clarify the problem. We have insufficient information yet. If the PCB is made with correct component definitions...7 replies | 307 view(s)
-
13th July 2019, 11:28FvM replied to a thread [SOLVED] impedance matching methods | ADS matching tool in RF, Microwave, Antennas and OpticsI neither understand the proceeding in the document. Obviously the simple matching network at page 6 fulfills the requirements (|S11| < -9 dB) while...3 replies | 214 view(s)
-
13th July 2019, 11:02I merged the two threads according to forum rules. "Ask related questions in one thread". The question has been basically answered by asdf44 in...19 replies | 786 view(s)
-
13th July 2019, 10:46I don't recognize a differential probe circuit. Previous post #76 looks better. You have insufficient PCB clearance and the range switch is hardly...88 replies | 1996 view(s)
-
13th July 2019, 09:10FvM replied to a thread Bypass dc signal which is accompanied with a low frequency sinusoidal signal in Analog Circuit DesignStrictly speaking you need large time constant, not necessarily large capacitor. You should talk about circuit impedance first. What's the load...4 replies | 193 view(s)
-
13th July 2019, 08:32FvM replied to a thread parasitic coil capacitance from frequency in Elementary Electronic QuestionsCan't be answered without knowing the complete measurement circuit.3 replies | 169 view(s)
-
12th July 2019, 09:42FvM replied to a thread Looking for SPICE model for coupled lossy transmission line in Electromagnetic Design and SimulationThe question is less clear than it may seem at first sight. You can easily make a LGRC lumped transmission line model, also coupled lines can be...7 replies | 243 view(s)
-
11th July 2019, 21:40FvM replied to a thread dsPIC30F2010 - 30 I/SP restarts at interval of 20seconds for no known reason in MicrocontrollersBesides code review, you should also learn to read reset reason register.9 replies | 402 view(s)
-
11th July 2019, 18:32FvM replied to a thread VHDL use of 'Z' std logic for bus, or should one use interconnect? in PLD, SPLD, GAL, CPLD, FPGA Design'Z' or 'X' isn't a detectable state in synthesized logic. Respectively Quartus synthesis tool assumes that 'Z' can't be sensed on input and...6 replies | 176 view(s)
-
11th July 2019, 08:47dpaul replied to a thread Attempting to get a license for feature 'Synthesis' and/or device 'xcvu440' in PLD, SPLD, GAL, CPLD, FPGA DesignAdding the ads-ee comments from above.... Xilinx ISE is for Series6 and previous versions of FPGAs. If your target FPGA has changed, so should your...6 replies | 250 view(s) -
11th July 2019, 08:44dpaul replied to a thread Issues during attemp of implementation of "Matrix multiplification" Verolig project in PLD, SPLD, GAL, CPLD, FPGA DesignYes, use Core Generator to generate. Otherwise consult the Xilinx ISE Synthesis guide in which there probably are RTL templates which infer BRAM.3 replies | 173 view(s)
-
10th July 2019, 23:10FvM replied to a thread Does it exist an AC to AC converter in small package for converting 220v to 110v? in Power ElectronicsToroid transformer is an option if you want a smaller solution, the OP might consider it or refer to a classical EI core design. It's also a good...24 replies | 622 view(s)
-
10th July 2019, 22:14FvM replied to a thread Does it exist an AC to AC converter in small package for converting 220v to 110v? in Power ElectronicsModerators have deleted a number of posts from this thread which didn't contribute to solve the original question.24 replies | 622 view(s)
-
10th July 2019, 22:06Dear kripacharya, I believe you are somehow confusing the threads. Your first contribution to this thread is post #26, Easy peasy dropped in with...29 replies | 924 view(s)
-
10th July 2019, 16:27FvM replied to a thread Half-bridge versus Full-bridge for Power Dense supplies? in Analog Circuit DesignTurns ratio isn't critical, V per turn and absolute number of secondary turns will be the same. Regarding transistor rating, your statement in...9 replies | 393 view(s)
About FvM
Basic Information
Optional Info
- Location:
- Bochum, Germany
- Interests:
- Analog, DSP, Power electronics and more
Statistics
Total Posts
- Total Posts
- 44,887
- Posts Per Day
- 10.71
General Information
- Last Activity
- Yesterday 16:57
- Join Date
- 22nd January 2008
Helpful Postings
- Has Rated
- 2081
- Post Rated
- Rated helpful 13305 out of 13305 times
128 Friends
Showing Friends 1 to 10 of 128
Experience
Points
- Points
- 257,296
- Level
- 100
Level up completed
- Level up completed
- 0%
- Points required
- 0
Activity
- Activity
- 100.0%
- Activity last 30 days
- 100.0%
- Activity last 7 days
- 100.0%
Points
All Points for user
- Points for User
- 57,945
- Points for Reputation
- 53,412
- Points for every day since registration
- 4,140
- Points for Friends
- 387
- Points for posting Visitormessages
- 2
- Points for filling profile
- 4
All Points for threads
- Points for threads
- 3,742
- Points for Threads
- 113
- Points for tagging threads
- 3,507
- Points for replies
- 122
All Points for posts
- Points for Posts
- 195,609
- Points for Posts
- 128,945
- Points for uploading Attachments
- 54
- Average Posts per Day
- 10.00
- Helpful Answers
- 66,610
All Points for miscellaneous
- Points for Misc
- 0
Activities
16th July 2019
- 03:06 FvM has earned 5 Points for User points
- 03:06 FvM has earned 3 Points for threads points
- 03:06 FvM has earned 19 Points for Posts points
15th July 2019
- 03:05 FvM has earned 6 Points for User points
- 03:05 FvM has earned 36 Points for Posts points
- 03:05 FvM has earned 2 Points for threads points
14th July 2019
- 03:05 FvM has earned 3 Points for threads points
- 03:05 FvM has earned 3 Points for User points
- 03:05 FvM has earned 29 Points for Posts points
13th July 2019
- 03:06 FvM has earned 8 Points for Posts points
- 03:06 FvM has earned 2 Points for User points
12th July 2019
- 03:06 FvM has earned 7 Points for User points
- 03:06 FvM has earned 21 Points for Posts points
11th July 2019
- 03:05 FvM has earned 4 Points for User points
- 03:05 FvM has earned 25 Points for Posts points
- 03:05 FvM has earned 1 Points for threads points
10th July 2019
- 03:05 FvM has earned 6 Points for Posts points
- 03:05 FvM has earned 1 Points for User points
9th July 2019
- 03:06 FvM has earned 2 Points for User points
- 03:06 FvM has earned 14 Points for Posts points
Show Activities from all Users