Tab Content
More Activity
About dpaul

Basic Information

Areas of Interest
Area of specialization:
ASIC Design, PLD, SPLD, GAL, CPLD, FPGA Design, Microcontrollers
Optional Info
Location:
Germany
Interests:
Digital design and test (ASIC & FPGA), Embeddd Systems
Occupation:
Engineer

Statistics


Total Posts
Total Posts
1,332
Posts Per Day
0.30
General Information
Last Activity
2nd April 2020 12:42
Join Date
16th January 2008
Helpful Postings
Has Rated
46
Post Rated
Rated helpful 287 out of 287 times

10 Friends

  1. Anwesa Roy  Anwesa Roy is offline

    Member level 2

    Anwesa Roy
  2. DocIng  DocIng is offline

    Junior Member level 1

    DocIng
  3. fouwad  fouwad is offline

    Full Member level 4

    fouwad
  4. FvM  FvM is offline

    Super Moderator

    FvM
  5. guru2kiot  guru2kiot is offline

    Junior Member level 2

    guru2kiot
  6. hamidkavianathar  hamidkavianathar is offline

    Member level 5

    hamidkavianathar
  7. moh.haroun  moh.haroun is offline

    Full Member level 1

    moh.haroun
  8. shaiko  shaiko is offline

    Advanced Member level 5

    shaiko
  9. ujas  ujas is offline

    Newbie level 4

    ujas
  10. wesleytaylor  wesleytaylor is offline

    Full Member level 5

    wesleytaylor
Showing Friends 1 to 10 of 10
 

Experience


Points
Points
8,896
Level
22
Points: 8,896, Level: 22
 
Level up completed
Level up completed
56%
Points required
354

Activity


Activity
56.0%
Activity last 30 days
37.0%
Activity last 7 days
35.0%

Points


All Points for user
Points for User
2,867
Points for Reputation
582
Points for every day since registration
2,255
Points for Friends
30
All Points for threads
Points for threads
481
Points for Threads
56
Points for tagging threads
381
Points for replies
44
All Points for posts
Points for Posts
5,533
Points for Posts
4,020
Helpful Answers
1,435
Solved Threads
78
All Points for miscellaneous
Points for Misc
15
Points for article in vBulletin Blog
15

Activities


3rd April 2020
03:06 dpaul has earned 3 Points for Posts points
03:06 dpaul has earned 1 Points for User points

2nd April 2020
03:05 dpaul has earned 4 Points for User points
03:05 dpaul has earned 13 Points for Posts points

1st April 2020
03:06 dpaul has earned 6 Points for Posts points
03:06 dpaul has earned 1 Points for User points

31st March 2020
03:05 dpaul has earned 3 Points for User points
03:05 dpaul has earned 2 Points for threads points
03:05 dpaul has earned 11 Points for Posts points

28th March 2020
03:06 dpaul has earned 3 Points for Posts points
03:06 dpaul has earned 1 Points for User points

27th March 2020
03:06 dpaul has earned 6 Points for Posts points

26th March 2020
03:05 dpaul has earned 1 Points for User points

25th March 2020
03:06 dpaul has earned 2 Points for User points

20th March 2020
03:05 dpaul has earned 1 Points for User points

19th March 2020
03:05 dpaul has earned 6 Points for Posts points

18th March 2020
03:06 dpaul has earned 1 Points for User points

17th March 2020
03:06 dpaul has earned 5 Points for Posts points
03:06 dpaul has earned 3 Points for User points

14th March 2020
03:06 dpaul has earned 6 Points for Posts points

Show Activities from all Users
View dpaul's Blog

Recent Entries

Using a Xilinx IP in your design without generating it using the Coregen flow.

by dpaul on 3rd July 2015 at 16:30
----------------------------------------------------------------------------------------------------
Using a Xilinx IP in your design without generating it using the Coregen flow.
----------------------------------------------------------------------------------------------------

I will take the example of the LogiCORE IP - AXI Interconnect v.1.06.a (DS768).

Consider the situation that you want to connect multiple masters and multiple slaves to a Xilinx

Read More

Categories
Uncategorized