Tab Content
More Activity
About dpaul

Basic Information

Areas of Interest
Area of specialization:
ASIC Design, PLD, SPLD, GAL, CPLD, FPGA Design, Microcontrollers
Optional Info
Location:
Germany
Interests:
Digital design and test (ASIC & FPGA), Embeddd Systems
Occupation:
Engineer

Statistics


Total Posts
Total Posts
1,305
Posts Per Day
0.30
General Information
Last Activity
Today 12:20
Join Date
16th January 2008
Helpful Postings
Has Rated
45
Post Rated
Rated helpful 281 out of 281 times

10 Friends

  1. Anwesa Roy  Anwesa Roy is offline

    Member level 2

    Anwesa Roy
  2. DocIng  DocIng is offline

    Junior Member level 1

    DocIng
  3. fouwad  fouwad is offline

    Full Member level 4

    fouwad
  4. FvM  FvM is offline

    Super Moderator

    FvM
  5. guru2kiot  guru2kiot is offline

    Junior Member level 2

    guru2kiot
  6. hamidkavianathar  hamidkavianathar is offline

    Member level 5

    hamidkavianathar
  7. moh.haroun  moh.haroun is offline

    Full Member level 1

    moh.haroun
  8. shaiko  shaiko is offline

    Advanced Member level 5

    shaiko
  9. ujas  ujas is offline

    Newbie level 4

    ujas
  10. wesleytaylor  wesleytaylor is offline

    Full Member level 5

    wesleytaylor
Showing Friends 1 to 10 of 10
 

Experience


Points
Points
8,723
Level
22
Points: 8,723, Level: 22
 
Level up completed
Level up completed
35%
Points required
527

Activity


Activity
41.0%
Activity last 30 days
30.0%
Activity last 7 days
32.0%

Points


All Points for user
Points for User
2,820
Points for Reputation
570
Points for every day since registration
2,220
Points for Friends
30
All Points for threads
Points for threads
468
Points for Threads
55
Points for tagging threads
374
Points for replies
39
All Points for posts
Points for Posts
5,419
Points for Posts
3,939
Helpful Answers
1,405
Solved Threads
75
All Points for miscellaneous
Points for Misc
15
Points for article in vBulletin Blog
15

Activities


25th January 2020
03:05 dpaul has earned 6 Points for Posts points

24th January 2020
03:05 dpaul has earned 9 Points for Posts points
03:05 dpaul has earned 1 Points for User points

23rd January 2020
03:05 dpaul has earned 6 Points for Posts points
03:05 dpaul has earned 2 Points for threads points

22nd January 2020
03:05 dpaul has earned 3 Points for Posts points
03:05 dpaul has earned 1 Points for User points

21st January 2020
03:05 dpaul has earned 1 Points for User points

18th January 2020
03:06 dpaul has earned 1 Points for User points

17th January 2020
03:05 dpaul has earned 3 Points for Posts points

16th January 2020
03:05 dpaul has earned 1 Points for User points

14th January 2020
03:06 dpaul has earned 2 Points for User points

10th January 2020
03:06 dpaul has earned 1 Points for User points

9th January 2020
03:06 dpaul has earned 3 Points for Posts points

8th January 2020
03:05 dpaul has earned 3 Points for Posts points
03:05 dpaul has earned 1 Points for threads points
03:05 dpaul has earned 1 Points for User points

7th January 2020
03:05 dpaul has earned 8 Points for Posts points
03:05 dpaul has earned 3 Points for User points

4th January 2020
03:05 dpaul has earned 1 Points for User points

Show Activities from all Users
View dpaul's Blog

Recent Entries

Using a Xilinx IP in your design without generating it using the Coregen flow.

by dpaul on 3rd July 2015 at 16:30
----------------------------------------------------------------------------------------------------
Using a Xilinx IP in your design without generating it using the Coregen flow.
----------------------------------------------------------------------------------------------------

I will take the example of the LogiCORE IP - AXI Interconnect v.1.06.a (DS768).

Consider the situation that you want to connect multiple masters and multiple slaves to a Xilinx

Read More

Categories
Uncategorized