Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Cmos Layout

Cmos Layout

Share this group

Quick Overview

Category
Uncategorized
Language
Total members
198
Total events
0
Total discussions
8
Total views
22K
Total albums
0
N
Hello,
I am using the cadence virtuoso IC617 version and SMIC_018_MMRF_oa library file. When designing the layout of the inverter design, I used the calibre method to run DRC and LVS. Therefore I didn't get any error messages. when I clicked run PEX, the PEX transcript showed a Fatal error...
Read more…

Part and Inventory Search

Back
Top