Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

C , VERILOG, VHDL.

C , VERILOG, VHDL.

Quick Overview

Category
Uncategorized
Language
Total members
279
Total events
0
Total discussions
29
Total views
42K
Total albums
0
H
Hi all,

I have an issue where I can not figure out how to use the L298N H-bridge with a De0-Nano-SoC intel FPGA board through Verilog/VHDL. I am trying to drive multiple DC-motors using this H-bridge...
Read more…
Y
My group is having a project to be implemented on PUF(Physical unclonable functions) using Verilog. Having written the code in Verilog we are facing an error which we could not rectify even after several tries. It would be really helpful if you would help us rectify this error. And the error...
Read more…
B
BM Yogini
procedural blocks like initial and always should be written inside module "module name".Try doing with this and update me if any error comes.

Part and Inventory Search

Top