1. Announcement:
    Forum rules & policies (quick reference)
    alexan_e (Administrator)
    7th August 2014
    Views:
    101,891
Page 1 of 619 1 2 3 11 51 101 501 ... LastLast
Threads 1 to 30 of 18568

Forum: Analog Integrated Circuit (IC) Design, Layout and Fabrication

Analog Integrated Circuit Design, Layout & Fabrication Questions. Analog ASIC Design. Semiconductor Technology Issues.

  1. Sticky Thread Sticky: 26V Current Sense Amplifier

    Started by mmatheson, 3rd January 2018 01:50
    • Replies: 0
    • Views: 384
    3rd January 2018, 01:50 Go to last post
  2. Sticky Thread Sticky: Featured Reference Designs

    Started by mmatheson, 16th June 2016 22:04
    • Replies: 0
    • Views: 7,540
    16th June 2016, 22:04 Go to last post
  3. Sticky Thread Sticky: Read this before posting

    Started by klug, 3rd December 2007 18:00
    • Replies: 0
    • Views: 26,710
    3rd December 2007, 18:00 Go to last post
  1. width and length of cmos

    Started by Jasmine14, Today 18:51
    • Replies: 0
    • Views: 1
    Today, 18:51 Go to last post
  2. Well Proximity Effect

    Started by NKSLP, Today 06:16
    • Replies: 1
    • Views: 98
    Today, 18:14 Go to last post
  3. increase no'of multipliers vs VDD

    Started by circuitking, Yesterday 20:32
    • Replies: 6
    • Views: 177
    Today, 17:26 Go to last post
    • Replies: 16
    • Views: 1,093
    18th January 2018, 21:35 Go to last post
  4. Moved: How to get Transient simulation from this circuit and AC phae plot

    Started by Devi92, 16th January 2018 13:44
    •  
    •  
    • Replies: 4
    • Views: 413
    14th January 2018, 17:09 Go to last post
  5. layout automatically generation

    Started by shanmei, 12th January 2018 17:35
    • Replies: 5
    • Views: 356
    14th January 2018, 02:38 Go to last post
  6. Problem using vpwlf with reference other than GND

    Started by sohaee, 10th January 2018 09:24
    • Replies: 8
    • Views: 375
    14th January 2018, 01:50 Go to last post
  7. source coudn't be read

    Started by Alipoursaadaty, 13th January 2018 16:06
    • Replies: 3
    • Views: 237
    13th January 2018, 19:04 Go to last post
  8. Moved: 5th Order Discrete Time Sigma Delta Modulator

    Started by Puppet123, 13th January 2018 15:53
    •  
    •  
  9. 90nm calibre LVS error

    Started by Alipoursaadaty, 12th January 2018 09:26
    • Replies: 3
    • Views: 280
    13th January 2018, 17:17 Go to last post
  10. Dummy metal fill in virtuoso

    Started by sanjaysharmaiitk, 11th January 2018 14:52
    • Replies: 2
    • Views: 299
    12th January 2018, 18:48 Go to last post
  11. Moved: How to find input reflection coefficient in cadence

    Started by circuitking, 12th January 2018 12:50
    •  
    •  
  12. Moved: flipped voltage follower details

    Started by simplsoft, 12th January 2018 09:44
    •  
    •  
  13. Moved: voltage shiftier with conditional purpose

    Started by nimaz, 12th January 2018 09:53
    •  
    •  
  14. Moved: Gate Design in Hspice software

    Started by nimaz, 12th January 2018 09:46
    •  
    •  
  15. [SOLVED] 90nm calibre DRC error

    Started by Alipoursaadaty, 10th January 2018 21:41
    • Replies: 2
    • Views: 260
    11th January 2018, 05:02 Go to last post
    • Replies: 6
    • Views: 296
    10th January 2018, 16:08 Go to last post
    • Replies: 4
    • Views: 968
    10th January 2018, 07:20 Go to last post
  16. How to do QRC extraction

    Started by Bhanu_Pratap, 8th January 2018 15:03
    • Replies: 3
    • Views: 327
    9th January 2018, 01:25 Go to last post
  17. Mentor Calibredrv - how to create an "edge" in layout?

    Started by majd229, 8th January 2018 17:34
    • Replies: 0
    • Views: 261
    8th January 2018, 17:34 Go to last post
  18. Moved: Input matching without using resistors

    Started by circuitking, 8th January 2018 13:59
    •  
    •  
  19. [SOLVED] Questions on complex layout design connections

    Started by Vijay Vinay, 3rd January 2018 18:29
    • Replies: 4
    • Views: 645
    4th January 2018, 14:35 Go to last post
  20. Moved: Analog design, Cadence

    Started by Kisi, 4th January 2018 07:45
    •  
    •  
  21. VTA adder for preferably 6 sigma

    Started by analogTechie, 4th January 2018 01:05
    • Replies: 0
    • Views: 321
    4th January 2018, 01:05 Go to last post
  22. 2T or 3T model of resistor

    Started by nkp6195, 1st January 2018 23:16
    • Replies: 2
    • Views: 442
    3rd January 2018, 00:42 Go to last post
  23. Where is the pwell in the deep nwell

    Started by shanmei, 30th December 2017 17:41
    • Replies: 3
    • Views: 524
    1st January 2018, 01:11 Go to last post
  24. No decaps for a DC sensing application

    Started by nkp6195, 30th December 2017 16:51
    • Replies: 1
    • Views: 409
    31st December 2017, 02:48 Go to last post
  25. Deep N well transistor, How can I know

    Started by simplsoft, 28th December 2017 18:38
    • Replies: 2
    • Views: 466
    28th December 2017, 22:15 Go to last post