1. Announcement:
    Forum rules & policies (quick reference)
    alexan_e (Administrator)
    7th August 2014
    Views:
    123,281
Page 11 of 643 FirstFirst ... 9 10 11 12 13 21 61 111 511 ... LastLast
Threads 301 to 330 of 19273

Forum: Analog Integrated Circuit (IC) Design, Layout and Fabrication

Analog Integrated Circuit Design, Layout & Fabrication Questions. Analog ASIC Design. Semiconductor Technology Issues.

  1. Closed: PSS convergence in PLL simulation

    Started by kunalsan, 6th February 2019 06:42
    2 Pages •
    1 2
    5 Attachment(s)
    • Replies: 32
    • Views: 1,810
    pancho_hideboo
    16th February 2019, 15:20 Go to last post

  2. Closed: Ring oscillator phase noise

    Started by venn_ng, 10th February 2019 06:51
    • Replies: 1
    • Views: 308
    dick_freebird
    16th February 2019, 03:56 Go to last post

  3. Closed: MOS capacitor when Vgs is -ve

    Started by venn_ng, 9th February 2019 17:27
    1 Attachment(s)
    • Replies: 5
    • Views: 544
    timof
    14th February 2019, 08:46 Go to last post

  4. Closed: ANSYS Totem electromigration check

    Started by frankrose, 11th February 2019 15:40
    • Replies: 3
    • Views: 629
    timof
    14th February 2019, 08:35 Go to last post

  5. [SOLVED]Closed: Resistance /impedance looking into the source / drain ?

    Started by Robotduck, 10th February 2019 23:31
    • Replies: 9
    • Views: 631
    sutapanaki
    14th February 2019, 05:27 Go to last post

  6. Closed: Brokaw Cell Start Up Question

    Started by ljp2706, 12th February 2019 22:10
    • Replies: 1
    • Views: 306
    dick_freebird
    13th February 2019, 01:47 Go to last post

  7. Closed: transistor state in cadence vertuso

    Started by Junus2012, 3rd February 2019 14:41
    • Replies: 7
    • Views: 481
    Junus2012
    8th February 2019, 19:57 Go to last post

  8. [SOLVED]Closed: Post layout Monte-carlo simulation with TSMC 180

    Started by AfonsoPlantes, 25th January 2019 18:33
    • Replies: 5
    • Views: 930
    AfonsoPlantes
    8th February 2019, 16:31 Go to last post

  9. Closed: SLOT PROPERTIES added to design_Allegro pcb ECO

    Started by Amal.v.s, 7th February 2019 10:22
    1 Attachment(s)
    • Replies: 2
    • Views: 424
    Amal.v.s
    8th February 2019, 13:41 Go to last post

  10. Closed: Innovus routing and floorplanning with analog components netlist generation

    Started by EEPuppyPuppy, 7th February 2019 08:38
    • Replies: 0
    • Views: 240
    EEPuppyPuppy
    7th February 2019, 08:38 Go to last post

  11. Closed: GaAs, GaN MMICs in die, package or module form

    Started by optimizers, 5th February 2019 07:32
    • Replies: 2
    • Views: 295
    optimizers
    7th February 2019, 05:39 Go to last post

  12. Closed: Shielding in IC analog layout design

    Started by Green_Ic, 4th February 2019 19:28
    • Replies: 2
    • Views: 525
    sherline123
    5th February 2019, 14:30 Go to last post

  13. Closed: LFoundry layout design rules

    Started by student14, 19th January 2019 18:57
    2 Attachment(s)
    • Replies: 3
    • Views: 574
    erikl
    4th February 2019, 20:37 Go to last post

  14. Closed: Slew rate and bandwidth distortion

    Started by Junus2012, 3rd February 2019 14:45
    • Replies: 7
    • Views: 566
    Junus2012
    3rd February 2019, 19:52 Go to last post

  15. Closed: synchronize boards with 3 Meter distance

    Started by aminpix, 2nd February 2019 19:26
    • Replies: 5
    • Views: 380
    aminpix
    3rd February 2019, 16:41 Go to last post

  16. Closed: Analog Layout and Dummies

    Started by Puppet123, 20th December 2018 21:18
    • Replies: 3
    • Views: 557
    sherline123
    2nd February 2019, 16:11 Go to last post

  17. Closed: Perl/Python Scripting for Analog/Mixed Signal Design

    Started by Puppet123, 9th January 2019 21:09
    • Replies: 3
    • Views: 662
    sherline123
    2nd February 2019, 16:07 Go to last post

  18. Closed: x snap spacing and y snap spacing

    Started by student14, 24th January 2019 05:40
    • Replies: 18
    • Views: 1,555
    pancho_hideboo
    31st January 2019, 05:15 Go to last post

  19. Closed: Dataauditerror in DRC check

    Started by student14, 30th January 2019 10:33
    • Replies: 1
    • Views: 306
    ArakelTheDragon
    30th January 2019, 19:42 Go to last post

  20. Closed: Rail to rail input stage of current mirror OTA amplifier

    Started by Junus2012, 24th January 2019 20:44
    2 Attachment(s)
    • Replies: 8
    • Views: 997
    Junus2012
    27th January 2019, 11:39 Go to last post

  21. Closed: DAC design for 14- bit SAR ADC

    Started by ajaychowdharykr, 6th January 2019 13:22
    1 Attachment(s)
    • Replies: 4
    • Views: 629
    ajaychowdharykr
    26th January 2019, 14:34 Go to last post

  22. Closed: Montocarlo simulation silterra

    Started by student14, 22nd January 2019 11:50
    • Replies: 3
    • Views: 455
    pancho_hideboo
    24th January 2019, 05:44 Go to last post

  23. Closed: diodes vs temperature

    Started by part56, 23rd January 2019 17:27
    • Replies: 3
    • Views: 369
    SunnySkyguy
    23rd January 2019, 22:23 Go to last post

  24. Closed: The confinement effect in thin(and small width) metal tracks?

    Started by melkord, 7th January 2019 08:18
    • Replies: 3
    • Views: 606
    timof
    18th January 2019, 09:32 Go to last post

  25. Closed: How to run .scs netlist file cadence

    Started by npsnpsnps, 16th January 2019 18:55
    • Replies: 6
    • Views: 879
    npsnpsnps
    18th January 2019, 01:31 Go to last post

  26. Closed: ESD and parasitic inductances of bond wire

    Started by ICnow, 15th January 2019 15:48
    • Replies: 3
    • Views: 538
    dick_freebird
    17th January 2019, 19:40 Go to last post

  27. Closed: SAR logic design for 10-bit SAR ADC ?

    Started by Electric_Shock, 17th January 2019 15:06
    2 Attachment(s)
    • Replies: 0
    • Views: 363
    Electric_Shock
    17th January 2019, 15:06 Go to last post

  28. Closed: instrumentation amplifier with wide differential input

    Started by Junus2012, 12th January 2019 21:09
    • Replies: 3
    • Views: 516
    LvW
    14th January 2019, 17:06 Go to last post

  29. Closed: Voltage to current converter of high speed CDR circuit

    Started by usuikazkou, 11th January 2019 08:19
    6 Attachment(s)
    • Replies: 4
    • Views: 733
    frankrose
    11th January 2019, 19:35 Go to last post

  30. Closed: Source code of skill function of Cadence Virtuoso

    Started by quyleanh, 10th January 2019 01:18
    • Replies: 3
    • Views: 1,051
    quyleanh
    11th January 2019, 05:31 Go to last post
Powered by vBulletin™
Copyright © 2017 vBulletin Solutions, Inc. All rights reserved.