1. Announcement:
    Forum rules & policies (quick reference)
    alexan_e (Administrator)
    7th August 2014
    Views:
    107,051
Page 501 of 742 FirstFirst ... 401 451 491 499 500 501 502 503 511 551 601 ... LastLast
Threads 15001 to 15030 of 22239

Forum: PLD, SPLD, GAL, CPLD, FPGA Design

Simple and Complex Programmable Logic Devices from Altera, Cypress, Xilinx. Field Programmable Gate Array. Device specific VHDL/Verilog/SystemC questions.

  1. Closed: EDK 10.1 error: mpmc_v4_01_a was not found

    Started by voho, 27th June 2008 15:18
    • Replies: 1
    • Views: 1,130
    30th June 2008, 21:29 Go to last post
  2. Closed: Discussion regarding Clock constraints

    Started by cherjier, 30th June 2008 17:39
    • Replies: 0
    • Views: 785
    30th June 2008, 17:39 Go to last post
  3. Closed: Which stores in Europe sell FPGAs chips in retail?

    Started by mitsos, 30th June 2008 12:46
    • Replies: 1
    • Views: 871
    30th June 2008, 14:17 Go to last post
    • Replies: 3
    • Views: 878
    30th June 2008, 08:16 Go to last post
  4. Closed: error occured while downloading the code?

    Started by wajahat, 28th June 2008 20:37
    • Replies: 1
    • Views: 1,480
    28th June 2008, 23:47 Go to last post
  5. Closed: i can't activate a signal after 12 cycles

    Started by aris12, 27th June 2008 09:38
    • Replies: 6
    • Views: 2,803
    28th June 2008, 19:31 Go to last post
  6. Closed: How do you get your FPGA development board?

    Started by staraimm, 28th June 2008 10:43
    • Replies: 3
    • Views: 1,171
    28th June 2008, 17:51 Go to last post
    • Replies: 0
    • Views: 861
    28th June 2008, 13:58 Go to last post
  7. Closed: VHDL vector integer conversion question

    Started by 555lin, 25th September 2007 11:44
    • Replies: 14
    • Views: 59,159
    28th June 2008, 13:55 Go to last post
  8. Closed: modelsim simulaion problem

    Started by pwq1999, 21st June 2008 00:26
    • Replies: 6
    • Views: 1,904
    28th June 2008, 05:22 Go to last post
  9. Closed: Need help in this verilog code

    Started by victoria_jitesh, 27th June 2008 14:39
    • Replies: 1
    • Views: 929
    28th June 2008, 01:09 Go to last post
  10. Closed: Manual Place and route

    Started by sandeep_sggs, 21st June 2008 10:27
    • Replies: 3
    • Views: 2,740
    27th June 2008, 15:00 Go to last post
  11. Closed: case statement(verilog)

    Started by pwq1999, 22nd June 2008 15:53
    • Replies: 2
    • Views: 18,894
    27th June 2008, 13:26 Go to last post
  12. Closed: How to make Spartan 3E Xilinx take sample every 8ns?

    Started by Zhane, 25th June 2008 04:03
    • Replies: 9
    • Views: 1,871
    26th June 2008, 15:41 Go to last post
  13. Closed: DSPCon 9100 model-urgent help

    Started by vinodkumar, 26th June 2008 10:42
    • Replies: 0
    • Views: 768
    26th June 2008, 10:42 Go to last post
  14. Closed: Links to a PCM boards, 8 channels of PCM in., VME bus baseed

    Started by vinodkumar, 26th June 2008 10:33
    • Replies: 0
    • Views: 861
    26th June 2008, 10:33 Go to last post
  15. Closed: Help me choose VLSI degree courses

    Started by Nikolai, 17th June 2008 17:59
    • Replies: 2
    • Views: 960
    26th June 2008, 09:16 Go to last post
  16. Closed: thermal fpga simulation

    Started by omar-malek, 24th June 2008 21:42
    • Replies: 1
    • Views: 876
    25th June 2008, 00:57 Go to last post
    • Replies: 0
    • Views: 1,046
    23rd June 2008, 23:28 Go to last post
  17. Closed: Best FPGA kit for Wireless Applications

    Started by omara007, 7th February 2008 06:54
    • Replies: 4
    • Views: 1,283
    23rd June 2008, 23:18 Go to last post
  18. Closed: VHDL implementation of Digital IF in WiMAX

    Started by missbirdie, 23rd June 2008 11:26
    • Replies: 9
    • Views: 1,661
    23rd June 2008, 17:55 Go to last post
  19. Closed: Parallel to Serial 36 bits Shift Register

    Started by missbirdie, 23rd June 2008 13:33
    • Replies: 3
    • Views: 1,569
    23rd June 2008, 15:28 Go to last post
  20. Closed: Inferring Vs Instantiation ??

    Started by vishwa, 3rd June 2008 11:37
    • Replies: 5
    • Views: 3,389
    23rd June 2008, 12:10 Go to last post
  21. Closed: Can we convert composite into analoge RGB using fpga

    Started by synq, 29th March 2004 02:28
    • Replies: 16
    • Views: 6,536
    23rd June 2008, 03:10 Go to last post
  22. Closed: VHDL CODING STYPE FOR STATE MACHINES.

    Started by Mirzaaur, 11th June 2008 09:32
    • Replies: 4
    • Views: 1,453
    22nd June 2008, 10:00 Go to last post
    • Replies: 4
    • Views: 1,047
    21st June 2008, 23:09 Go to last post
  23. Closed: Microwind Hardware Lock...

    Started by simrantogether, 21st November 2007 12:43
    • Replies: 2
    • Views: 1,079
    21st June 2008, 20:35 Go to last post
  24. Closed: about I2C signal in cpld

    Started by shield, 20th June 2008 16:50
    • Replies: 2
    • Views: 1,745
    21st June 2008, 12:22 Go to last post
  25. Closed: Another Challenging Problem in VHDL Design

    Started by govandi999, 16th June 2008 14:18
    • Replies: 1
    • Views: 918
    20th June 2008, 21:03 Go to last post
    • Replies: 0
    • Views: 1,074
    20th June 2008, 19:40 Go to last post