1. Announcement:
    Forum rules & policies (quick reference)
    alexan_e (Administrator)
    7th August 2014
    Views:
    127,081
Page 2 of 761 FirstFirst 1 2 3 4 12 52 102 502 ... LastLast
Threads 31 to 60 of 22810

Forum: PLD, SPLD, GAL, CPLD, FPGA Design

Simple and Complex Programmable Logic Devices from Altera, Cypress, Xilinx. Field Programmable Gate Array. Device specific VHDL/Verilog/SystemC questions.

  1. Simple Problem of Systemverilog

    Started by Holzapfel, 28th November 2019 00:02
    • Replies: 2
    • Views: 390
    28th November 2019, 10:38 Go to last post
  2. filter unwanted signal keeping fast RMS settling time

    Started by franticEB, 24th November 2019 20:12
    • Replies: 3
    • Views: 1,170
    24th November 2019, 23:32 Go to last post
    • Replies: 5
    • Views: 1,293
    24th November 2019, 18:57 Go to last post
  3. Design a system clock monitor in verilog

    Started by bravo1234, 19th November 2019 12:11
    • Replies: 3
    • Views: 1,240
    20th November 2019, 12:23 Go to last post
  4. Assigning a null array in VHDL

    Started by shaiko, 19th November 2019 14:17
    • Replies: 7
    • Views: 1,413
    20th November 2019, 08:42 Go to last post
  5. Zynq QSPI Flash - Program it without Vivado SDK

    Started by Medea, 18th November 2019 10:39
    • Replies: 0
    • Views: 951
    18th November 2019, 10:39 Go to last post
  6. Data Transfer over long rwisted pair cable

    Started by Port Map, 28th October 2019 13:09
    • Replies: 15
    • Views: 2,268
    16th November 2019, 10:36 Go to last post
  7. readback the firmware Cyclone IV

    Started by Zerox100, 20th October 2019 12:24
    2 Pages
    1 2
    • Replies: 21
    • Views: 2,846
    16th November 2019, 08:37 Go to last post
    • Replies: 1
    • Views: 1,113
    12th November 2019, 13:09 Go to last post
  8. Fast Arbiters for On-Chip Network Switches

    Started by promach, 9th November 2019 13:18
    • Replies: 0
    • Views: 948
    9th November 2019, 13:18 Go to last post
  9. Learn cryptography/emcryption in VHDL

    Started by sonika111, 6th November 2019 17:50
    • Replies: 1
    • Views: 1,024
    9th November 2019, 03:32 Go to last post
  10. Remote Flash Programming

    Started by marlapraveen, 7th November 2019 14:07
    • Replies: 0
    • Views: 834
    7th November 2019, 14:07 Go to last post
  11. vhdl problem debug help please

    Started by sonika111, 5th November 2019 16:15
    • Replies: 6
    • Views: 1,106
    5th November 2019, 16:58 Go to last post
  12. Logic duplication and optimization

    Started by shaiko, 3rd November 2019 02:13
    • Replies: 7
    • Views: 740
    5th November 2019, 11:14 Go to last post
    • Replies: 8
    • Views: 719
    1st November 2019, 21:12 Go to last post
  13. Timing constraints using a PLL.

    Started by Pastel, 30th October 2019 02:12
    • Replies: 4
    • Views: 565
    30th October 2019, 17:42 Go to last post
    • Replies: 4
    • Views: 462
    29th October 2019, 16:38 Go to last post
  14. FPGA program has some hard to trace glitches

    Started by Saltwater, 22nd October 2019 12:59
    • Replies: 18
    • Views: 1,280
    29th October 2019, 11:35 Go to last post
  15. Error (10028): Can't resolve multiple constant drivers

    Started by Pastel, 28th October 2019 09:37
    • Replies: 5
    • Views: 680
    29th October 2019, 09:14 Go to last post
  16. Reduce Net delay in FPGA synthesis?

    Started by Zerox100, 28th October 2019 15:29
    • Replies: 6
    • Views: 526
    28th October 2019, 23:02 Go to last post
    • Replies: 2
    • Views: 367
    23rd October 2019, 23:50 Go to last post
    • Replies: 2
    • Views: 337
    23rd October 2019, 06:45 Go to last post
  17. help please tosimulate this file

    Started by michael 1978, 21st October 2019 19:53
    • Replies: 6
    • Views: 692
    22nd October 2019, 21:17 Go to last post
    • Replies: 4
    • Views: 439
    21st October 2019, 22:48 Go to last post
  18. Open source RGMII Phy core for xilinx microblaze

    Started by aminpix, 21st October 2019 05:38
    • Replies: 0
    • Views: 341
    21st October 2019, 05:38 Go to last post
    • Replies: 5
    • Views: 817
    18th October 2019, 18:48 Go to last post
  19. Miller Decoder State machine

    Started by ejleiss, 17th October 2019 18:43
    • Replies: 0
    • Views: 314
    17th October 2019, 18:43 Go to last post