1. Announcement:
    Forum rules & policies (quick reference)
    alexan_e (Administrator)
    7th August 2014
    Views:
    107,007
Page 11 of 742 FirstFirst ... 9 10 11 12 13 21 61 111 511 ... LastLast
Threads 301 to 330 of 22239

Forum: PLD, SPLD, GAL, CPLD, FPGA Design

Simple and Complex Programmable Logic Devices from Altera, Cypress, Xilinx. Field Programmable Gate Array. Device specific VHDL/Verilog/SystemC questions.

  1. Closed: SEM IP instantiation on Zedboard and rx-tx ports problem

    Started by msdarvishi, 14th November 2017 02:00
    • Replies: 5
    • Views: 960
    14th November 2017, 23:20 Go to last post
    • Replies: 1
    • Views: 497
    14th November 2017, 18:17 Go to last post
  2. Closed: Sending data sequentially

    Started by beginner_EDA, 8th November 2017 12:42
    • Replies: 6
    • Views: 858
    14th November 2017, 13:24 Go to last post
  3. Closed: Can anyone suggest a paper, materials about ( IoT Hardware Security )

    Started by Morhaf, 12th November 2017 08:44
    • Replies: 3
    • Views: 1,176
    13th November 2017, 21:38 Go to last post
  4. Closed: [Moved]How to convert a vhdl code to verilog code

    Started by nagulapatigirireddy, 11th November 2017 18:58
    • Replies: 3
    • Views: 1,553
    13th November 2017, 12:00 Go to last post
  5. Closed: Configuring JESD parameters in Xilinx JESD204

    Started by samg, 13th November 2017 07:01
    • Replies: 0
    • Views: 647
    13th November 2017, 07:01 Go to last post
  6. Closed: How to implement FSK modulator/demodulator on FPGA?

    Started by hamidkavianathar, 11th November 2017 07:01
    • Replies: 1
    • Views: 1,193
    11th November 2017, 13:03 Go to last post
  7. [SOLVED]Closed: Programmable Priority Encoder

    Started by RatedR, 13th July 2017 17:00
    2 Pages
    1 2
    • Replies: 31
    • Views: 4,619
    10th November 2017, 17:33 Go to last post
  8. Closed: Signal ignoring initializers and initializing to random state

    Started by alexandicity, 8th November 2017 03:07
    • Replies: 12
    • Views: 1,784
    9th November 2017, 20:04 Go to last post
  9. Closed: UCF file conversion from Spartan-6 to Virtex-5 XC5VLX20T ff323

    Started by qaziarbab, 9th November 2017 15:23
    • Replies: 1
    • Views: 586
    9th November 2017, 17:10 Go to last post
  10. Closed: ModelSim Equivalent of Active-HDL's Path Coverage Option

    Started by derelaut, 7th November 2017 19:10
    • Replies: 3
    • Views: 741
    8th November 2017, 18:49 Go to last post
    • Replies: 2
    • Views: 500
    8th November 2017, 13:03 Go to last post
  11. Closed: Unable to interface a VGA screen with a FPGA development board

    Started by garvind25, 27th October 2017 10:29
    • Replies: 14
    • Views: 2,498
    8th November 2017, 02:58 Go to last post
  12. Closed: How to Run C application on MC 8051 design using Xilinix isim.

    Started by qaziarbab, 7th November 2017 15:00
    • Replies: 3
    • Views: 547
    7th November 2017, 18:30 Go to last post
  13. Closed: LCD code for fpga virtex 6

    Started by moonshine8995, 6th November 2017 12:39
    • Replies: 3
    • Views: 839
    7th November 2017, 13:08 Go to last post
  14. Closed: Verilog basic coding/naming conventions

    Started by pigtwo, 4th November 2017 21:53
    • Replies: 7
    • Views: 1,219
    6th November 2017, 04:44 Go to last post
  15. [SOLVED]Closed: Latches create in verilog code

    Started by tayyab786, 3rd November 2017 06:03
    • Replies: 6
    • Views: 1,318
    5th November 2017, 16:47 Go to last post
  16. [SOLVED]Closed: inout port in an inner component

    Started by rafimiet, 4th November 2017 06:07
    • Replies: 9
    • Views: 1,126
    5th November 2017, 00:32 Go to last post
    • Replies: 4
    • Views: 737
    3rd November 2017, 17:34 Go to last post
  17. Closed: Active HDL vs Models performance

    Started by shaiko, 3rd November 2017 15:45
    • Replies: 1
    • Views: 578
    3rd November 2017, 16:22 Go to last post
  18. Closed: Modelsim console configuration

    Started by wesleytaylor, 2nd November 2017 18:16
    • Replies: 0
    • Views: 767
    2nd November 2017, 18:16 Go to last post
  19. [SOLVED]Closed: VHDL - Unknown identify

    Started by wesleytaylor, 30th October 2017 12:13
    • Replies: 4
    • Views: 814
    2nd November 2017, 00:08 Go to last post
  20. Closed: embedded Atmel and virtex-4 Using iMPACT tool over ICSP

    Started by sami_melish, 31st October 2017 13:11
    • Replies: 3
    • Views: 859
    1st November 2017, 19:08 Go to last post
  21. Closed: Concatination problem in port map in vhdl

    Started by moonshine8995, 28th October 2017 07:24
    • Replies: 3
    • Views: 705
    1st November 2017, 15:38 Go to last post
  22. [SOLVED]Closed: VHDL - Illegal choice in record aggregate.

    Started by wesleytaylor, 30th October 2017 14:02
    • Replies: 5
    • Views: 897
    1st November 2017, 15:37 Go to last post
  23. Closed: FX3 Watermark calculation

    Started by player80, 1st November 2017 11:50
    • Replies: 0
    • Views: 628
    1st November 2017, 11:50 Go to last post
  24. Closed: FPGA to eMMC clk frequency & adjustable sampling point

    Started by wesleytaylor, 1st November 2017 11:49
    • Replies: 0
    • Views: 439
    1st November 2017, 11:49 Go to last post
    • Replies: 2
    • Views: 1,003
    1st November 2017, 05:41 Go to last post
  25. Closed: Pin to Clock routing warning after implementation

    Started by msdarvishi, 27th October 2017 23:48
    • Replies: 18
    • Views: 2,175
    31st October 2017, 17:04 Go to last post
  26. Closed: Read and write from test vector file using vhdl

    Started by shiva17, 31st October 2017 10:53
    • Replies: 3
    • Views: 602
    31st October 2017, 12:37 Go to last post